A digital data processing system adapts to plural memories having differing address ranges and requiring differing sets of memory access parameters. A memory configuration cache having a stores a plurality of memory configuration cache entries, each including an address range and a ...http://www.google.de/patents/US5850632?utm_source=gb-gplus-sharePatent US5850632 - Memory access controller utilizing cache memory to store configuration information 
