An interrupt processing method and apparatus particularly well-suited for use in an interrupt controller of a multiprocessor system or device. Each of the interrupt requests has at least one destination processor associated therewith for servicing the interrupt request. An interrupt controller in accordance...http://www.google.de/patents/US5918057?utm_source=gb-gplus-sharePatent US5918057 - Method and apparatus for dispatching multiple interrupt requests simultaneously
