A memory arrangement for a digital data processing system that includes a high-speed associative memory unit and a random access back-up unit. The associative memory unit contains a multiple location address memory and a multiple location data memory wherein there is a correspondence between each address...http://www.google.de/patents/US4045781?utm_source=gb-gplus-sharePatent US4045781 - Memory module with selectable byte addressing for digital data processing system
