This disclosure provides a memory system and device for synchronizing response across multiple memory devices, whether arranged serially upon a single data bus, in parallel across multiple data busses, or both. A memory controller periodically configures the system by separately placing each memory chip...http://www.google.de/patents/US5892981?utm_source=gb-gplus-sharePatent US5892981 - Memory system and device
