A memory controller which has multiple stages of pipelining. A request buffer is used to hold the memory request from the processor and peripheral devices. The request buffer comprises a set of rotational registers that holds the address, the type of transfer and the count for each request. The pipeline...http://www.google.de/patents/US20020184462?utm_source=gb-gplus-sharePatent US20020184462 - Pipelined memory controller
