A semiconductor integrated circuit device is disclosed having first and second conducting layers, with the first layer having a shape which enhances field emission tunneling off of the surface thereof. A dual thickness dielectric layer separates the conducting layers. When a potential difference is applied...http://www.google.de/patents/US5153691?utm_source=gb-gplus-sharePatent US5153691 - Apparatus for a dual thickness floating gate memory cell