An initialization circuit for a dynamic memory element in a data processing system. The dynamic memory element comprises plural storage modules and a refreshing cycle counter that addresses individual storage locations in said modules in sequence. Address decoding circuitry normally enables a transfer...http://www.google.de/patents/US4236207?utm_source=gb-gplus-sharePatent US4236207 - Memory initialization circuit
