Techniques for performing wafer-level burn-in and test of semiconductor devices include a test substrate having active electronic components such as ASICs mounted to an interconnection substrate or incorporated therein, metallic spring contact elements effecting interconnections between the ASICs and...http://www.google.de/patents/US6525555?utm_source=gb-gplus-sharePatent US6525555 - Wafer-level burn-in and test
