A high speed buffer memory interface for connecting network and host devices provides dual paths of buffering where data travels via an input buffer or output buffer and instructions about the transfer of that data travel via a receive buffer and command buffer. The microprocessor reads instructions...http://www.google.de/patents/US6240095?utm_source=gb-gplus-sharePatent US6240095 - Buffer memory with parallel data and transfer instruction buffering
