A time interval division circuit that generates a delayed signal that is a precise integer fraction of the clock cycle. A digital delay loop including a digital delay line is locked to the clock cycle and controls a second digital delay line. The delay line characteristics determine the fraction...http://www.google.de/patents/US5828257?utm_source=gb-gplus-sharePatent US5828257 - Precision time interval division with digital phase delay lines
