In one embodiment, a processor comprises one or more execution resources configured to execute instruction operations and a scheduler coupled to the execution resources. The scheduler is configured to maintain an ancestor tracking vector (ATV) corresponding to each given instruction operation in the...http://www.google.de/patents/US7502914?utm_source=gb-gplus-sharePatent US7502914 - Transitive suppression of instruction replay
