The time required for access to a SDRAM (110) is extracted from the layout of an integrated circuit (1000), a first phase difference between an external clock SDCLKO and an internal clock ICLK is calculated, and the value of delay of the external clock signal or the internal clock signal in the integrated...http://www.google.de/patents/US6556505?utm_source=gb-gplus-sharePatent US6556505 - Clock phase adjustment method, and integrated circuit and design method therefor
