A byte accessible memory interface circuit using a reduced set of memory control signals. The present invention includes an interface circuit having a reduced set of memory control signals for performing word length reads and writes to an external memory module containing a plurality of integrated circuit...http://www.google.de/patents/US6055594?utm_source=gb-gplus-sharePatent US6055594 - Byte accessible memory interface using reduced memory control pin count
