A new clock distribution network design for VLSI circuits which effectively reduces skew without the area and power penalty associated with prior clock designs. Two wires emanating from the clock in opposite directions or, alternatively, two wires connected in series and running parallel, are used to...http://www.google.de/patents/US6144224?utm_source=gb-gplus-sharePatent US6144224 - Clock distribution network with dual wire routing
