An architecture and associated methods and devices are described that include a plurality of stages of cipher round logic, each stage configured to perform cryptographic processing of plaintext data in a counter mode and output ciphertext data, a plurality of multipliers, each multiplier configured to...http://www.google.de/patents/US7886143?utm_source=gb-gplus-sharePatent US7886143 - Multi-data rate cryptography architecture for network security
