A multiprocessor switching device substantially implemented on a single CMOS integrated circuit is described in connection with a packet data transfer circuit that uses a fragment storage buffer to align and/or merge data being transferred to or from memory on a plurality of channels. In a packet reception...http://www.google.de/patents/US7243172?utm_source=gb-gplus-sharePatent US7243172 - Fragment storage for data alignment and merger
