In a memory tester in which data read out of an address of a memory under test, specified by a pattern generator, is compared with an expected value and the result of comparison is written into a failure analysis memory at the address corresponding to that of the memory under test from which the data...http://www.google.de/patents/US5062109?utm_source=gb-gplus-sharePatent US5062109 - Memory tester
