A semiconductor device having reduced parasitic capacitance and, consequentially increased integrated circuit speed, is achieved by removing sections of dielectric interlayers which do not support conductive patterns, as by anisotropic etching, to form air gaps which can remain or are filled in with...http://www.google.de/patents/US5900668?utm_source=gb-gplus-sharePatent US5900668 - Low capacitance interconnection
