A primary processor provides control, address and data signals to a shadow comparison ASIC which also receives corresponding signals from a shadow processor running in delayed lock step with respect to the primary processor. The primary processor is coupled to a system CPU bus which communicates through...http://www.google.de/patents/US5231640?utm_source=gb-gplus-sharePatent US5231640 - Fault tolerant processor/memory architecture
