A high speed data buffer array allocation circuit is provided in association with a plurality of buffer memories for directing high speed data into the memories. The circuitry employs high speed MOS technology to implement high speed switching and data allocation. The data packet input, generally from...http://www.google.de/patents/US4510581?utm_source=gb-gplus-sharePatent US4510581 - High speed buffer allocation apparatus
