A design structure is provided for a memory module containing an interface for receiving memory access commands from an external source, in which a first portion of the interface receives memory access data at a first bus frequency and a second portion of the interface receives memory access data at...http://www.google.de/patents/US8037272?utm_source=gb-gplus-sharePatent US8037272 - Structure for memory chip for high capacity memory subsystem supporting multiple speed bus
