Disclosed is a processor, which reduces issuing of unnecessary barrier operations during instruction processing. The processor comprises an instruction sequencing unit and a load store unit (LSU) that issues a group of memory access requests that precede a barrier instruction in an instruction sequence....http://www.google.de/patents/US6748518?utm_source=gb-gplus-sharePatent US6748518 - Multi-level multiprocessor speculation mechanism
