An edge clock model is used to capture states from a logic-level simulation of a circuit description. The states are captured at clock edges, or transitions, according to an edge clock model based on a clock specification for the circuit description. The captured states and associated attributes are...http://www.google.de/patents/US8060847?utm_source=gb-gplus-sharePatent US8060847 - Clock model for formal verification of a digital circuit description
