An associative processor array including M rows and N columns of identical processing cells with each cell connected horizontally to its left and right to a neighboring cell. Each cell includes a memory for storing control and data information with the output of the memory coupled to an arithmetic logic...http://www.google.de/patents/US4580215?utm_source=gb-gplus-sharePatent US4580215 - Associative array with five arithmetic paths
