A PLL circuit includes a sampling pulse generator and a loop circuit using a sample and hold circuit as a phase detector. The sampling pulse generator generates a sampling pulse signal at each level transition of an NRZ input signal. The sample and hold circuit samples a clock signal and hold...http://www.google.de/patents/US5760653?utm_source=gb-gplus-sharePatent US5760653 - Phase-locked loop for clock recovery
