For each predetermined operational unit of a semiconductor device for which a logic simulation model is to be generated, several types of operational descriptions (MRS operating sections, bank selecting operating sections, and the like) having different functions are stored in advance as a group of operational...http://www.google.de/patents/US20030083855?utm_source=gb-gplus-sharePatent US20030083855 - Method for generating logic simulation model
