The present invention provides a method for determining timing delays associated with the placement and routing delays of an integrated circuit. In particular, the present invention determines the area of each region wherein a region includes a group or subgroup of circuit elements for use in designing...http://www.google.de/patents/US5629860?utm_source=gb-gplus-sharePatent US5629860 - Method for determining timing delays associated with placement and routing of an integrated circuit
