An apparatus for providing a number of ports with burst access to a DRAM array includes a memory array, a controller for controlling the memory array, a write device for writing to the memory array, a read device for reading from the memory array, a FIFO output buffer for temporarily storing data read...http://www.google.de/patents/US6118724?utm_source=gb-gplus-sharePatent US6118724 - Memory controller architecture
