One embodiment of the present invention provides a system for synthesizing a circuit that allocates propagation delay between modules in the circuit based upon wireload information. The system receives a circuit divided into modules coupled together by a number of signal lines. The system defines a first...http://www.google.de/patents/US6233724?utm_source=gb-gplus-sharePatent US6233724 - Circuit synthesis time budgeting based upon wireload information
