A clock generator circuit generates a sequence of clock signals equally phased from each other from a master clock signal. The clock generator is formed by inner and outer delay-locked loops. The inner delay-locked loop includes a voltage controlled delay line that delays a reference clock applied to...http://www.google.de/patents/US6173432?utm_source=gb-gplus-sharePatent US6173432 - Method and apparatus for generating a sequence of clock signals
