A dynamic memory is described which uses a multiplexed latch architecture and global bit lines. The multiplexed architecture allows the memory to operate as a synchronous pipelined cache memory in a computer processing system. The global bit lines are fabricated parallel to memory array bit lines and...http://www.google.de/patents/US6044433?utm_source=gb-gplus-sharePatent US6044433 - DRAM cache
