A data and command latching circuit includes a delay-locked loop driven by a continuous reference clock signal that generates a delayed output clock signal having a delay controlled by the delay-locked loop. The latching circuit also includes a variable delay circuit external to the delay-locked loop...http://www.google.de/patents/US5920518?utm_source=gb-gplus-sharePatent US5920518 - Synchronous clock generator including delay-locked loop
