A parallel processing architecture comprising a cluster of embedded processors that share a common code distribution bus. Pages or blocks of code are concurrently loaded into respective program memories of some or all of these processors (typically all processors assigned to a particular task) over the...http://www.google.de/patents/US7840778?utm_source=gb-gplus-sharePatent US7840778 - Processor cluster architecture and associated parallel processing methods
