A stacked chip assembly includes individual units having chips mounted on dielectric layers and traces on the dielectric layers interconnecting the contacts of the chips with terminals disposed in peripheral regions of the dielectric layers. At least some of the traces are multi-branched traces which...http://www.google.de/patents/US6913949?utm_source=gb-gplus-sharePatent US6913949 - Stacked packages
