A cryptographic accelerator for handling instruction-intensive bit permutations. The cryptographic accelerator comprises a selector and a plurality of buses coupled to the selector. Herein, at least one of the plurality of buses includes signal lines routed to perform a bit permutation operation incoming...http://www.google.de/patents/US6320964?utm_source=gb-gplus-sharePatent US6320964 - Cryptographic accelerator
