A digital computer including a plurality of memory elements, the memory elements being interleaved (i.e., each is assigned memory addresses on the basis of a low order portion of the memory address), a plurality of processors connected in parallel, the processors each having means for initiating an access...http://www.google.de/patents/US4783736?utm_source=gb-gplus-sharePatent US4783736 - Digital computer with multisection cache
