A hardware secure memory area includes one or more secondary communication buses connected to a main communication bus. The secondary communication buses are coupled to the main communication bus by separate bus transceivers. The bus transceivers provide isolation between the communication buses and...http://www.google.de/patents/US20010056540?utm_source=gb-gplus-sharePatent US20010056540 - SECURE MEMORY AREA
