![[graphic]](http://www.google.de/patents?id=qyHwAQAAEBAJ&hl=de&ie=ISO-8859-1&output=text&pg=PA5&img=1&zoom=3&hl=de&q=&cds=1&sig=ACfU3U3zUILqtV7cliYCxEMGb7DelVQuxg&edge=0&edge=stretch&ci=127,127,733,4)
Page 5 7,091,616 B2 8/2006 Suminoe et al. FOREIGN PATENT DOCUMENTS 7,170,115 B2 1/2007 Tokunaga et al. 7,224,063 B2 5/2007 Agarwala 6161. EP 1939544 9/2°90 - GB 1343822 1/1974 7,239,028 B2 7/2007 Anzai GB 1543845 4/1979 7,294,870 B2 11/2007 Lin JP Oi 135043 5/1989 7,294,871 B2 11/2007 Lin JP 0i'i83836 7/1989 7,294,879 B2 11/2007 Chen et al. JP 0i'i84848 7/1989 7,323,717 B2 1/2008 Koyama et al. JP 0i'i84849 7/1989 7,329,954 B2 2/2008 Lin ' - JP 01209746 8/1989 7,358,610 B2 4/2008 Lin - JP 04-316351 11/1992 7,368,376 B2 5/2008 Lin - JP 4363058 12/1992 7,372,085 B2 5/2008 Lin - JP 2000114371 4/2000 7972955 B2 5/2999 Lm JP 2000216264 8/2000 7’382’05-8 B2 6/2008 Lin JP 2002270686 9/2002 7,384,864 B2 6/2008 Lin 7,385,291 B2 6/2008 Lin 7,385,292 B2 6/2008 Lin OTHER PUBLICATIONS 713887292 B2 6/2008 Lin Stanley Wolf Silicon Processing for the VLSI Era vol 2' Process 7,396,756 B2 7/2008 Lin . ’ . ' ' . 7,397,135 B2 7/2008 Lin Integration, Lattice Press, Sunset Beach, CA, pp. 214-285,Copyright 7,422,976 B2 9/2008 Lin 1990 7,425,764 B2 9/2008 Lin Zhao, B. Biberger, et al., “A novel sub-half micron Al-Cu via plug 7,442,969 B2 10/2008 L111 interconnect using low dielectric constant material as inter-level 7,456,100 B2 11/2008 Lin d- i - ,, E1 D - L IEEE i i8,2 5-7_5-9 F b 7,465,975 B2 12/2008 Lin ii9e9<;ctric, ectron evice etters, .vo. - ,PP~ . e . 7,482,693 B2 1/2009 Lin ' “ _ _ _ _ _ 2001/0000928 A1 5/2001 Lee ei aii Caterer, D. et al. PfO§€SS111g Thick Multilevel Polymide FllII1S- for 2001/0003301 A1 7/2001 Tel-ui 3-D Stacked Memory, IEEE Transactions on Advanced Packaging, 2001/0016410 A1 8/2001 Cheng et al. vol. 22, Issue 2, pp. 189-199 (May 1999). 200 1/ 0017417 A1 3/2001 KUI0dfl Cote, et al. “Boron Nitride Self Aligned Stud Dual Damascene Pro2001/0019168 A1 9/2001 V\_/iller et al. ceSSi>>(1:eb, L 1992), 2001/0028098 Al 10/2001 Llou Luby, S. “Metallization Films and Systems for Semiconductor 2001/0035452 A1 11/2001 Testet al. D . dc. . is P bi dT ii ,,V i 37 200i/0035586 Ai ii/200i Nakamum ei aii evices an ircuits. ome ro ems an ren s, acuum, vo . , 2001/0051426 A1 12/2001 POZCl€f 6161. N~ 1"21P~ 19° (1985) _ _ _ _ _ _ 7, 2002/0000665 A1 1/2002 Bari ei ai, Song, W.S. et al. Povver Distribution Techniques for VLSI Circuits, 2002/0000671 A1 1/2002 Zuniga @131, IEEE Journal of Solid-State Circuits, vol. 21, Issue 1, p. 150 (Feb. 2002/0008301 A1 1/2002 Liou et al. 1986). 2002/0008967 A1 1/2002 Feustel et al. Yuan, H. et al. “Properties of Intercormection on Silicon, Sapphire 2002/ 0017230 A1 2/ 2002 Bergquist 61 211- and Semi-Insulating Gallium Arsenide Substrates,” IEEE Transac2002/0017730 A1 2/2002 T311313 et a1~ tions on Electron Devices, vol. 29, N. 4, pp. 639-644 (Apr. 1982). 2002/0024142 Al 2/2002 $e1_<ig_“°hi Mistiy,K.etal.“A45mnLogic TechnologyWithHigh-k+MetalGate 2002/0043723 Al 4/2002 Shlmlzu et 91' Transistors Strained Silicon 9 Cu Interconnect Layers 193mn Dry 2002/0050626 Al 5/2002 O.numa et 91' Patterning, and 100% Pb-free Packaging,” IEEE International Elec2002/0064922 A1 5/2002 Lin ii D . M i. 2007 247 250 2002/0089062 A1 7/2002 Saran 6161. °“ ‘?“°eS eff ‘“g( )PP" ' " ,, _ 2002/0119623 Al 8/2002 Park Edelstein, D.C., Advantages of Copper Interconnects, Proceedings 2002/0123228 A1 9 /2002 Snioak ei aii of the 12th International IEEE VLSI Multilevel Intercormection Con2002/0123872 A1 9/2002 Okada ference (1995) PP~ 301-30? 2002/0153334 A1 1()/2002 Vu e1 31, Theng, C. et al. “An Automated Tool Deployment for ESD (Electro2003/0037959 A1 2/2003 Master et al. StaticDischarge) Correct-by-Construction Strategy in 90 mn Pro2003/ 0076209 A1 4/ 2003 Tsai et al. cess,” IEEE International Conference on Semiconductor Electronics 2003/0102551 A1 6/2003 Kikuchi (2004) pp, 61-67, 2003/0214041 A1 11/2003 Suzuki et al Gao, X. et al. “An improved electrostatic discharge protection struc2003/0218246 Al 11/2003 Abe 9? 91' ture for reducing triggering voltage and parasitic capacitance,” Solid2004/0023450 A1 2/2004 Katagiri et al. State Electronics, 27 (2003), pp‘ U05-_i i i0‘ 2004/0137153 A1 7/2004 Thomas et al. “ . . Yeoh, A. et al. Copper Die Bumps (First Level Interconnect) and 2004/0158758 A1 8/2004 Zarkesh-Ha et al. L . . . . . ,, . ow-K Dielectrics in 65mn High Volume Manufacturing, Elec2004/0188837 A1 9/2004 Kim et al. ii . C i ii T h i C f 2006 1611 2004/0219783 A1 11/2004 Ahn 6161. 12?? °mP°“e“ S an 9° “° °g‘/ °“ e“’“°e( )PP" ' 2005/0158982 A1 7/2005 Kanamura ' “ . . . . 2005/0260849 Ai ii/2005 Lin Hu, C-K”. et al._ Copper-Polyimide Wiring _Technology_for VLSI 2005/0266612 Al 12/2005 Lin Circuits, Materials Research Society Symposium Proceed1ngsVLSI 2006/0163734 A1 7/2006 T1161 61 3_l. (1990) PP~ 369372 _ _ _ _ n _ 2007/0278691 A1 12/2007 Lin Roesch,_W. et al._ Cycling copper flip chip interconnects, Micro2007/0281458 Al 12/2007 Lin €l€C[I‘OH1CS 7 R€ii€1l)1l1lIy,44 pp. IO47-l054. I 2007/0231463 A1 12/2007 Lin Lee, Y-H. et al. Effect of ESD Layout on the Assembly Yield and 2007/0231467 A1 12/2007 Lin R€ll€1l)1lllIy,“ International Electron Devices Meeting (2006) pp. 1-4. 2007/0231463 A1 12/2007 Lin Yeoh, T-S. ESD Effects on Power Supply Clamps,_ Proceedings of 2007/Q2903 51 A1 12/2007 Lin the 6th International Sympoisum on Physical & Failure Analysis of 2007/0290353 A1 12/2007 Lin Integrated C1rw11S(1997)i>P~ 121-124~ 2007/0293036 A1 12/2007 Lin Edelstein, D. et al. “Full Copper Wiring in a Sub-0.25 pm CMOS 2007/0293037 A1 12/2007 Lin ULSI Technology,” Technical Digest IEEE International Electron 2008/0050909 A1 2/2008 Lin Devices Meeting (1997) pp. 773-776. 2008/0083987 A1 4/2008 Lin Venkatesan, S. et al. “A High Performance 1.8V, 0.20 pm CMOS 2008/0083988 A1 4/2008 Lin Technology with Copper Metallization,” Technical Digest IEEE 2008/0128910 A1 6/2008 Lin International Electron Devices Meeting (1997) pp. 769-772.
![[merged small][graphic]](http://www.google.de/patents?id=qyHwAQAAEBAJ&hl=de&ie=ISO-8859-1&output=text&pg=PA6&img=1&zoom=3&hl=de&q=&cds=1&sig=ACfU3U2h7qyX0PB3tgn5pa0hXqtHNXlspQ&edge=0&edge=stretch&ci=127,111,733,21)
J enei, S. et al. “High Q Inductor Add-on Module in Thick Cu/SiLKTM singledamascene,” Proceedings from the IEEE International Interconnect Teclmology Conference (2001) pp. 107-109.
Groves, R. et al. “High Q Inductors in a SiGe BiCMOS Process Utilizing a Thick Metal Process Add-on Module,” Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (1999) pp. 149152.
Sakran, N. et al. “The Implementation of the 65nm Dual-Core 64b Merom Processor,” IEEE International Solid-State Circuits Conference, Session 5, Microprocessors, 5.6 (2007) pp. 106-107, p. 590. Kumar, R. et al. “A Family of 45mn IA Processors,” IEEE International Solid-.State Circuits Conference, Session 3, Microprocessor Teclmologies, 3.2 (2009) pp. 58-59.
Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) Presentation Slides 1-66. Bohr, M. “The New Era of Scaling in an SoC World,” International Solid-State Circuits Conference (2009) pp. 23-28.
Ingerly, D. et al. “Low-K Interconnect Stack with Thick Metal 9 Redistribution Layer and Cu Die Bump for 45mn High Volume Manufacturing,” International Interconnect Technology Conference (2008) pp. 216-218.
Kurd, N. et al. “Next Generation Intel® Micro-architecture (Nehalem) Clocking Architecture,” Symposium on VLSI Circuits Digest of Technical Papers (2008) pp. 62-63.
Maloney, T. et al. “Novel Clamp circuits for IC Power Supply Protection,” IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part C, vol. 19, No. 3 (Jul. 1996) pp. 150-161. Geflken, R. M. “An Overview of Polyimide Use in Integrated Circuits and Packaging,” Proceedings of the Third International Symposium on Ultra Large Scale Integration Science and Technology (1991) pp. 667-677.
Luther, B. et al. “Planar Copper-Polyimide Back End of the Line Interconnections for ULSI Devices,” Proceedings of the 10th International IEEE VLSI Multilevel Interconnection Conference (1993) pp. 1 5-2 1 .
Master, R. et al. “ Ceramic Mini-Ball Grid Array Package for High Speed Device,” Proceedings from the 45th Electronic Components and Technology Conference (1995) pp. 46-50.
Maloney, T. et al. “Stacked PMOS Clamps for High Voltage Power Supply Protection,” Electrical Overstress/Electrostatic Discharge Symposium Proceedings (1999) pp. 70-77.
Lin, M.S. et al. “A New System-on-a-Chip (SOC) Teclmology— High Q Post Passivation Inductors,” Proceedings from the 53rd Electronic Components and Technology Conference (May 30, 2003) pp. 1503-1509.
MEGIC Corp. “MEGIC way to system solutions through bumping and redistribution,” (Brochure) (Feb. 6, 2004) pp. 1-3.
Lin, M. S. “Post Passivation. TechnologyTM—MEGIC ® Way to System Solutions,”.Presentation given at TSMC Technology Symposium, Japan (Oct. 1, 2003) pp. 1-32.
Lin, M.S. et al. “A New IC Interconnection Scheme and Design Architecture for High Performance ICs at Very Low Fabrication Cost—Post Passivation Intercormection,” Proceedings of the IEEE Custom Integrated Circuits Conference (Sep. 24, 2003) pp. 533-536. Dow Corning, “Leading the Way to Ultra-low k”, 2001, 4 pages. Ezaki, Takayuki et al. A 160Gb/ s Interface Design Configuration for Multichip LSI, IEEE, International Solid-State Circuits Conference 2004, Session 7, TD: Scaling Trends, 7.5. Jun. 2004, 8 pages. Sematech Dictionary of Semiconductor Terms, Definition of “Passivation”, available at www.sematech.org, 2 pages.
Song, W.S. et al. “Power Distribution Techniques for VLSI Circuits,” IEEE Journal of Solid-State Circuits, vol. 21, Issue 1, pp. 150-156 (Feb. 1986).
Yuan, H. et al. “Properties of Intercormection on Silicon, Sapphire and Semi-Insulating Gallium Arsenide Substrates,” IEEE Journal of Solid State Circuits, vol. SC-17, No. 2, pp. 269-274 (Apr. 1982).
. _ p F E ._ \\ \__\z.\.\..» \._.. fi..\\ MW :% naazzz 2 : aaazna
|
