CA1096446A - Multiple rate electrical energy metering system and method - Google Patents

Abstract

ABSTRACT OF THE DISCLOSURE

An electronic time-of-day met?ring system is disclosed for measuring electrical power by at least two different mechanical recording devices depending on the time-of-day and time of week in which the electrical power is being consumed. A conventional kilowatt hour meter includes a set of decade gear driven dials which register the kilowatt hours consumed on a continuous basis. At least one other set of decade gear driven dials is provided for registering the consumption of kilowatt hours during preselected peak power usage inter-vals. A single MOS integrated circuit controls the operation of the alternate circuit controls the dials. This circuit utilizes as its time base the 60 Hz line voltage derived from the energy distribution system being metered. A clock circuit generates timing signals for a clock control circuit which includes a circulatory memory which is preprogrammed to contain the times at which one or more alternate sets of dials are to be actuated. When the clock time equals a stored time a gating signal is generated. At the same time a function command signal, also stored in the circulatory memory, is passed through the enabled gate for engaging or disengaging the alternate set of decade gear drive dials, depending on the value of the function stored. The gated signal controls the energization of a bistable clutch which engages the alternate set of dials. A method for register-ing total energy consumed by a metered system as well as energy consumed during preselected time intervals is also disclosed.

Description

" 21 ME 11 This inventi.on .relates to an lmproved method and apparatus for meteriny elect:ricity at mult:i.ple rates depending upon the time of day and time of week during which consumption of electricity is being measured.
In electrical distribution systems, electrical energy has heretofore been sold quite generally on the basis of a fixed rate schedule irrespective of whe-ther a high or low demand has been made upon the electrical generation system. Because of -this, the electrical generation and distribution system has been found to be, at times r overloaded and, at other times, to be only very sli~htly loaded. This results in substantial inefficiencies since a much larger plant and distribution system than is economically desirable is required in order to meet peak demands of the distribution system. :~
:~ In order to provide for more efficient use of ; electrical generation and distribution facilities during :
off-peak load periods, attempts have been made at develop-ing clock mechanisms for decreasing the flow of electricity during peak load periods. Generally, in the past, these types of devices have been found to be impractical due to the necessity of frequent checking and setting of the clock switching mechanisms at the various consumers locations and, in addition, to the inability to predict peak demand load inter~als and to change the timing of the cloc~
~` mechanisms on a relatively simple and efficient basis to track the pea~ load intervals O
Very early in the supply of electricity over a : .
relatiwely large distribution areas, attempts were made at mul'ciple rate metering of electrical power consumption.
As an example of a prior attempt to individually register different amounts of power consumed during different ~ ~ .

intervals of a day, Greenwood et al disclosed in U.S.
Patent 2,139,821 dated May 8, 1936 - Greenwood et al a simpliEied arrangement wherein a two-stclge mechanical watt meker mechanism was provided having a clock timer associated therewith. Cams on the cloc]c Iimer -tripped a mechanism which, at selected times during the day, permitted the driving of one set of meter dials or the other so that consumption of electrical energy, during a selected portion of the day, could be registered by only one set of dials, while the electrical energy consumed during the other portion of the day could be registered on a second set of dials. This arrangement -was followed by the developments of Pratt, as disclosed in U.S. Patent

2,246,185 dated March 3, 1939 - William H. Pratt and Cameron, as disclosed in U.S. Patent 2,132,256 dated ; October 27, 1936 - Donald G. Cameron. The Pratt and Cameron developments both utilized dual rate metering systems wherein a clock determined which set of meters were to be activated.
In addition to the aforementioned two-rate mechanical registering systems, other systems have been de~eloped wherein the use of power above a certain level is recorded. This excess consumption does not relate to time-of-day metering, but rather is a proposed means ~3 .E

.~' ' ' .

6 ~ 21 ME 11 of reducing the peak use of power by ~ par-t:icular customex. Such systems minimize individual peak power usage which may or may not coinc,ide wi-th the peak power demand on a utility system. It is a puxpose of the present inven-tion to provide a sys-~em for individually measuring the consumption of power from an elec-trical generation and distribution system during the peak demand intervals of the system in ordex to encourage consumers of electrical power to shift consumption of power to off-peak in-tervals.
In view of the aforementioned, it is an object of this invention to provide an improved method and apparatus '~
for measuring and displaying electrical power consumption on different meter displays depending upon the time of day and time of week during which the power is being consumed.
Accordingly, this invention relates to a method and apparatus for measuring electrical power by at least two different mechanical recording devices depending on the time of day and time of week in which -the electrical power is being consumed. A mechanical kilowatt hour ~KWH) ;
meter having a conventional set of decade gear driven -dials r~gister the kilowatt hours consumed on a continuous basis. At least one other set of decade gear driven dials, hereinafter designated alternate rate dials, are provided for registering the consumption of KWH's during pre-selected peak power usage intervals. The peak power demand intervals may vary from day to day and fxom hour to hour and, accordingly, a programmable logic control circuit is provided for selectively driving at least one se-t of al-ternate rate dials. The programmable timing - circuit utilizes as its time base the 60 Hz frequency ~ 21 ME ll derived from the energy distribu-tion system being metered.
A clock circuit is provided for generatlng time in 15~mlnute incremen~s on a wee]cly cycle. The output of the clock circuit is coupled to the logic control circuit as one input thereoE. The logic control circui-t includes a circulatory memory which is preprogrammed to contain the times at which the alternate rate set of dials are to be actuated. When the clock time equals a stored time, an output gate to ~he alternate rate dial drive is enabled.
10A function command signal, also stored in the circulatory memory, is passed through the enabled gate for engaging or disengaging at least one alternate rate set o~ decade gear driven dials depending on the value of the function.
Thus, the alternate rate set o-f dials can be selectively driven to show the consumption of electrical power d~lring selected intervals, which intervals may vary from day to day dependent upon the day of the week.
; Other objects, features and advantages of the present invention will become more fully apparen-t from the 2~fol~owing detailed description of the preferred embodiment, the appended claims and the accompanying drawings in which:
FIGURE 1 is a schematic block diagram of the time of day metering system of the present invention, FIGURE 2 is a front view of preferred mechanical three-rate register of the present invention, FIGURE 3 is a top view o~ the drive train for the standard kilowatt hour meter set of dials, FIGURE 4 is a partial section view of the clutch mechanism for driving one of the alternate rate set of dials, ~ 30FIGURE 5 is a schematic diagram of the time of ; day metering system, FIGURES 6A and 6B are schematic diagrams of the ~ 4 ~ 21 ME 11 program memory control circuit of the present invention, FIGURE 7 is a schematic diagram of the control circuitry of the present invention, FIGU.RE 8 is a schematic diagram of -the control circuitry of the present invention, FIGURE 9 is a schematic diagram of the c:Lock oscillator of the presen-t invention, FIGURES lO, 11 and 12 are schematic diagrams, of a portion of the clock timer circuits of the present invention, FIGURE 13 is a schematic diagram of a portion of the preferred embodiment of the output control circuitry :~
; of the proyrammable control circuit of the present invention, FIGURE 14 is a schematic diagram of another portion of clock timer circuits~ :
FIGURE 15 is a schematic diagram of another portion of the output control circuitry, FIGURE 16 is a schematic illustration of the output drive circuits for the display drive of the present invention, and ~IGURE 17 is a schematic illustration of the interface control circuit.
- At the outset, it should be understood that in the preferred embodiment two alternate rate sets of decade gear driven dials are included in the mechanical portion of the KWH register of the present invention. As illustrated in FIGURE 2, one set is positioned above and one set ~s positioned below a conventional set of five ; dials which continually register KWH in the same manner

3~ as that of a standard five-dial pointer registers.
Either set of alternate rate dials can be engaged to indicate consumption of power, or disengaged so that no ~ 21 ME 11 consumption of power is regis-tered thexein, as determined by the control circuit illustrated :in F:[GURE 1. When engaged, ei-ther set of alternate rate dials accumulates and displays the consumption of power at the same rate as the conventional set of dials. When disengaged, the alternate rate dials remain ~ixed at their last reading until again engaged. The purpose of having the two alternate rate se-ts of dials is to provide utilities with a three-level rate structure if desired, i.e., total power usage, a firs-t alternate rate usage and a second alternate rate usage.
With specific reference to FI~URE 1, a programmable control circuit 11 is pxovided which generates timing signals for selecti~ely engaging the alternate rate drive gears with the drive train for the conventional set of five dials. The programmable control circuit 11 is energized from -the 60 Hz power line via power supply 13. A battery charger 15 i5 provided which charges a rechargeable battery 17 so that, should a power outage occur, the timing function of the programmable control circuit 11 will continue to be operable. In addition to providing power to the programmable control circuit, the 60 Hz input to the power supply 13 is utilized as a time base for the programmable control circuit 11. As will be more fully explained hereinbelow~ should a ::
power outage occur, a quartz crystal 19 is provided which will act as an alternate time base for the control circuit - The programmable control ciruit 11 includes a timer in the form of a 7-day clock which performs the timing functions which engage and disengage the drive gears for tha alternate rate sets of dials. The output o~ the 7-day clock is resolved into 15~minute intervals .

with each output being capable of co:ntrolling one o:r more -timed functions a-t any one of the :L5-minute intervals.
As an example, a single signal from the 7--day clock can control di~engagement of one alternate rate se-t oE dials, engagement o:E a second set of dials and, iE desired, 5witch on or off a load control circuit 21. On a 7-day basis, the control circuit 11 can be programmed to enable or inhibit the operation of one or both of the alternate rate registers and the load control circuit 21 at any t.ime during the 7 days. The timer also drives a single digit time display 20 which will be described in greater detai.l hereinbelow. The time controlled output of the control circuit 11 is coupled to a register 22, which displays ~.
the total electrical power consumed as well as the ~;~
electrical energy consumed during predetermined peak load intervals as determined by the control circuit 11.
The timer circuitry 11 is programmed electronically by means of a portable programmer and tester circuit 23 which is di.sclosed in U.S. Patent 4,093,997 - dated June 6, . 20 1978 - W. Germer, and assigned to the common assignee herewithO The portable programmer and tester 23 is connected by a plug-in electrical connector through a .
locked or sealed opening in the meter enclosure. The programmer and tester contains its own battery operated power supply, a quart~ crystal controlled 7-day clock and appropriate circuitry for testing, reprogramming and setting the time o~ the time of day metering system of the present in~ention.
Referring now to FIGURE 2 which:is an illustration of t~e meter diaply of the present invention, it will be seen that the meter incl.udes a meter register assembly having a face plate 25 with three sets of dials 27, 29 and ~ ~ 6fl~ ~ 21 ME 11 31, and associated indicating dial pointers 27A, 27B, 29A, 29B, 31~ and 31B, e-tc~, rotatably mounted relative there-to. The cen-ter row of dials 29 is the standard Kilowatt hour (KW~I~ display, while the lower se-t of dials 31 is an alternate rate set of dials corresponding to a second alternate power ra-te schedule. The upper set of dials 27 is a first alternate rate set of dials corresponding to a first alternate rate schedule.
To the side of each set of alternate rate dials is a pointer, 33 and 35, respectively. ~hese pointers are rotated into alignment with markers 3~ and 36, respectively, when the corresponding set of alternate rate dials is engaged to register the consumption of power within the system being monltored. In the positions of pointers 33 and 35 illustrated in FIGURE 2, neither alternate rate set of dials is being driven to register the consumption of electrical power. Also illustrated in FIGURE 2 is a single digit clock display 20 which illustrates sequentially in numerical form the day of the week~ the hour and the ~' 20 minutes of the hour in five minute increments. The operation of the clock display will be explained more fully herein-below. Finally, a multiple contact, socket-type connector ~ 30 is positioned such that a co-operating, multiple `~ pronged plug from the portable programmer and tester 23 can be readily inserted therein. A lock or seal ~not shown) is prefereably provided to selectively prevent unauthorized access to the connector 30.
Referring now to FIGURE 3 it will be seen there ~, is illustrated a top view of the drive train for driving the sets of dial pointers 27A, et cetera. ~he drive train for these pointers are of conventional design known in the art with the least significant drive sha~t 40 ~eing driven ~ 6~ 21 ME 11 by worm gear ~OA, which in turn is rotated by the power that drives ~he meter disc shaft ~OB. The shafts 42, ~4, 46 and 48 and the gear train mounted thereon are associated wi-th the set of dials 29 tha-t are driven by gears in a conventional manner from continuously meshed input drive gear 50 on drive shaft 40. Alternate shaft ~1 is provided with a clrive gear 43 which drives the upper set of alternate dial pointers associated with dials 27, by means oE shafts 41, 45, 47 and 49 and the second dial pointer drive gear train associated therewith. The gear 43 is driven only when a clutch mechanism described hereinbelow is engaged by means of the control circuit 11. A similar drive arrangement is established for the lower set of alternate dials 31, its associated dial pointers 31A, 31B, etc., and their drive gear train 31A', (shown in Fig. 4).
Referring now to FIGURE 4 there is shown the clutch and drive arrangement ~or the dial pointers of dials 27, 29 and 31. The shaft 40 is illustrated connected to ~ .
the meter drive. Accordingly, shaft 40 continuously drives input drive gear 50 that is staked onto it. The drive gear ~ 50A is in continuous meshing engagement with a first clutch ; idler gear 51 and a second clutch idler gear 50B, thus - gear 50A drives the first idler assembly 52 by means of first idler gear 51. The first idler assembly includes a soft iron core 54 which is fixed to the gear 51 by being staked or otherwise suitably fastened thereto. A movable clutch and brake assembly generally designated by the numeral 53 is mounted in juxtaposition to the first idler assembly 52 and includes a generally cylindrical permanent magnet 55 and a first clutch gear 56 secured in fi~ed relationship to the magIlet.
First clutch and brake assembly 53 is arranged so pax-t of its generally cylindrical magnet S5 is provided with wall means 55A defining a passageway -throuyh its longitudinal axis. A first shaft 55B is posi-tioned in the passayeway and is rotatably moun-ted in the face plate 25 and any suitable frame member o the meter. Thus, the first clutch and brake assembly is mounted coaxially on the first shaft 55B or reciprocal sliding relationship with respect thereto. The magnet 55 is magnetically polarized in the axial direction relative to shaft 55B so that it co-operates with the magnetic field induced in the soft iron core 54 of the idler assembly 52 and solenoid coil 59 to attract the magnet 55 to the core 54 when a magnetic field is induced in a first direction in the soft iron core by the first solenoid coil 59 mounted adjacent to and in at least partial surrounding relationship with the first idler assembly and first clutch and brake assembly. To repel the magnet away from the soft iron core, a second magnetic field is induced in the opposite direction therein. In the position illustrated, the permanent magnet 55 is attracted to a brake member 57 which is in the form of a soft iron plate to thereby hold the upper set of dial pointers 27A, 27B, etc., at a fixed or braked position. Alternatively, when the permanent magnet 55 is moved to the right, it is attracted to the soft iron idler assembly 52 with which it becomes engaged to cause the upper set of dial pointers 27A, 27B, etc., to be driven through the first magnetic clutch idler gear assembly 52 and the first clutch gear assembly 53 and first clutch gear 56. The clutch gear 56 is always in engagement with a relatively wide gear 43 (shown in ~ig. 3 and Fig. 5) for driving the upper set of dial pointers 27A, 27B, etc~, as it slides back and forth ` in its meshing engagement. This arrangement reduces error ~ 21 ME 11 and increases the longev:ity of the gears.
Ad~antageously, both the first and second movable clutch assemblies are bistable devlces, so they will remain in either a braked or a clutched position after being moved to either position by the action of solenoid coils 5~ and 65 (shown in Figure 5). Thus, relative to the first clutch assembly associated with dial 27, energy neecl only be supplied to the first solenoid coil 59 to set the clutch in a desired position, after which energy need not be supplied to the solenoid clutch to maintain the clutch in a designated position. Consequently,when energized with direct current so as to attract the magnet to the soft iron core 54, the first clutch gear assembly 53 remains engaged and the upper set of alternate rate dial pointers 27A, 28B, etc., are driven.
When the first solenoid coil 59 is energi~ed in the opposite ~ direction, a magnetic field is generated in the soft iron - core 54 and in solenoid coil 59 which repels the permanent magnet 55 in the opposite direction to disengage the upper alternate rate set of dial pointers 27Ar 27B, et cetera.
When repelled, th permanent magnet is attracted -to the brake member 57 which holds the dial pointers in a fixed or braked position.
A first switch means, which in the preferred form of the invention is a reed switch 61, is mounted to the first solenoid 59, and is a single pole, single throw, ,~
-~ normally open type switch. This switch can be connectedto a variety of load means but in this form of the invention is connected to a first indicating signal means (via terminals 61A and 61B, shown in FigO 5) in the form of a suitable customer rate indicator light (not shown) positioned at some suitable location within the facility, ` such as a home, to which the meter is applied. The switch 21 l~E ll 61 is mounted in the magnetic field produced by first solenoid coil 59, thus i-t is :responsive to movement oE
the irst clutch and brake assembly 53 to indicate the relative position thereof.
The maynetic circuit created by the first permanent magnet 55, the first idler gear assembly 52, the iron keepers 60 which support the idler and magnets, and the reed switch itself, create a magnetic path for maintaining the state o the reed switch 61. With the first clutch engaged, the air gap between the magnet 55 and the idler gear assembly 52 is substantially eliminated and, accordingly, the reed switch is held closed because of the increased magnetic field due to the low reluctance of the ; magnetic circuit. Alternatively, when the magnet 55 is in its braked position, as illustrated, the air gap between the magnet 55 and the idler gear assembly 52 increases thereby to increase the reluctance of the magnetic path.
Consequently, the reed switch 61 is opened due to the reduced magnetic attraction on the switch contacts. When the reed switch 61 is closed, the customer rate indicator light is energized, indicating that the set of diais 27 is registering the consumption of power and that, accordingly, power is being consumed at one of the alternate rates. It will be understood that a similar clutch drive assembly having components corresponding to those just described relative to the dials 27 is provided for driving the set of dial pointers 31A, 31B, et cetera. This second clutch drive and brake assembly arrangement is schematically illustrated in Figure 5.
Referring now to FIGURE 5, there is shown a more detailed schematic block diagram of the metering system of the present invention. The programmable controller 11 is ~ 21-ME-ll in the form of a slngle MOS integrated circuit which u-tilizes two phase dynamic ratioless logic. The specific circui~ry of the procJrammable control circuit 11 will be discussed more specifically hereinbelow. A ~uartz crystal 19 is connected to the control circuit 11 to drive an oscillator circuit therein for providiny a continuous time base for controlling the synchronization of the controller 11 as well as a source of sync signals via output line 64 for synchronizing a time se-tting and reprogramming means for the metering system. A detailed description of the oscillator is disclosed in United States Patent No. 4,048,590 issued Sep~ember 13, 1977 to Dobberpuhl, and is illustrated schematically in Fig. 9.
A power supply circuit is shown which is generally designated by the numeral 130 The power supply includes a transformer 58 for transforming the line current of the power distribution system. A 60 Hz AC signal, preferably having an amplitude of 7.5 volts, is coupled via resistor 62 to the time base input 63 of the controller circuit 11.
This signal provides the time base for driving the timer circuits of the controller 11 under normal operating conditions. As will be seen herein~eIow, should a fault condition exist, the output o the quartz crystal oscillator circuit including crystal 19 will provide the time base for the clock timer in the controller circuit 11.
Power from the power supply in the form of a full wave rectified unfiltered voltage is provided by diodes 158 and 159. This voltage drives a single digit time display 20, a display driver decoder circuit 18 which is of conventional design known in the art and the Triac drive circuits which include transistors 73, 75 and 79. The fu'~l wave rectified voltage also is coupled to a hattery c~laraing ~ .

~ 21-ME-ll circuit which includes diocle 157, -~hermistor 155 and a resistor 161. ~y utilizing an ~mfiltered power supply volta~e for driving the time d:isplay 20, the decoder driver 21 and -the Triac drive circuits/ the necessity for a relatively large filter capacitor is obviated -thereby : increasing the reliability of the circuit and decreasing the si~e thereo~ so that the entire ti.me-of-day metering system can be positioned within a mechanical meteriny housing of usual K~-I meter size.
A half-wave rectified voltage is provided by means of diode 160 which is coupled to input VDD of the control circuit 11. A battery po~ered carry-over voltage supply circuit is provided of the type disclosed in United States Patent No. g,093,909 - Watrous et al, ~:
issued ~une 6, 1978. An AC voltage, preferably having an amplitude of 50 volts, is coupled to the solenoid - 59 for the clutch gear assembly 53 for driving the alternate set of dial pointers 27A, 27B, etc., and to the solenoid 65 of the clutch mechanism 67 for driving the second set of alternate dial pointers 31A, 31B, et cetera. Current flow through solenoid coil 59 is ~:
cont.rolled ~y means of a Triac 69 and current flow through ~ solenoid coil 65 is controlled by Triac 71. Triacs 69 and : 71 are in turn controlled by the output of the controller circuit 11 via transistors 73 and 75, respectivel~.
Current from the transformer 58 is also coupled to a : solenoid winding 68 via Triac 77. Triac 77 in turn is controlled by means of the controller circuit 11 via transistor 79. When solenoid 68 is energized, relay arm 80 rotates to the left thereby opening a circuit ~o a predetermined load~ Thus, depending upon the prog:ram stored i.n the controller 11, load control circuit 80 is '.

operated -to actua-te or deactuate a particular load to which power from the dis-tribution s~stem flows.
As aforementioned in connection with the discussion of the clutch mechanism illus-trated in Figure

4, when the solenoid coil 59 is energized to engage the ; first clutch gear assembly 53, reed switch 61 is closed to thereby provide a ~oltage to a light display on the premises to indicate that the alterna-te rate dial set 27 is recording the consumption of electricity. A second reed switch 81 is closed when solenoid 65 is energi~ed to thereby indicate that the second alternate set of dials 31 are recording the consumption of electricity.
Refer now to FIGURES 6A and 6B which are schematic illustrations of the program memory control circuit of the present invention. Illustrated in FIGURE
6A are fourteen recirculating shift registers B5 98 which form the memory of the control circuit. These shift registers are of conventional design and each include a gating arrangement 99 at the input thereof for controlling the reprogramming of the shift registers under the control of program signals PG~ and PGM. The last stage of each shift register is connected back to the input thereof and, except for register ~8, the last stage of each shift register is connected to the input of the next succeeding shift register so that during the normal operation of the program memory circuit, i.e., when a gate 100 is enabled by the PGM signal, the data in each shift register recirculates. When the NAND gate 102 in each shift register is enabled by the PGM signal, input data from terminal 104 passes in a sequential train through each of the shift registers to thereby permit the reprogramming of the memory of the controller.

~ 21 ME ll A-t the output of each of the shif-t recJisters 85-94 is a comparison cirui~ 101 in the Eorm oE an E~CLUSIVE
OR gate which provides an output which is high or a logical "l" when the time code sicJnal from the last stage of each of the shlft registers is the same as the time code signal on the input lines 103. It shoulcl be understood that since EXCLUSIVE OR gates are utilized for comparing the time code signals, each bit of the time code stored in the memory will be the inverse of the time code on the inpu~ lines 103 when a comparison exists.
As will be discussed more fully hereinbe]ow the timing signals appearing on lines 103 define the real time of the day and week. Thus, the Ql and Q2 inputs on lines 103 to shift registers 85 and ~6 define four 15 minute segments within the hour of each day. The Hl - ~ inputs on lines 103 to shi~t registers 87-90 define each hour in a 12 hour portion of a day. The A-7~ input to shift register 91 defines -the 12 hour segments of a day, i.e., the a.m. or the p.mO Finally, the -r - ~ inputs to shift registers 92-9~ define the day of the weekO
The outputs of the comparison circuits in each of the recirculating memories 85-89 are connected to the input of an AND gate 105. The output of AND gate 105 is connected to one input of a second AND gate 107. The outputs of the comparison circuits in recirculating memories 90 and 91 connected to AND gate 109, the output o which is connected to a second input of AND gate 107.
The third input to AND gate 107 is a ~LOCK signal derived from the clock timer of the present invention which signal goes high at the beginning of each 15 minute segment of each hour of the day. The block signals inhibit comparator circuits 107 and lll ~hen the clock timer ~oes through ~G~ 21 Mæ 11 a change o~ state, iOe., a-t each 15 minute time ~hange.
This insures agains-t an improper situation of the clutches and the load control switch of the present invention. AND
gate 107 pxovides a high output when there is a coincidence of the time code signals as defined by the inputs Ql~ Q2' and A-7~, with the data stored in the rec:irculating shift registers 85-91. This signal provides a clock input to each of the function control flip-flops 117, 118 and 119 illustrated in Figure 6B. Thus, a high signal at -the output of AND gate 107 in effect enables flip-flops 117-119 to receive function control signals which will be explained more fully hereinbelow.
The output of the comparison circuits in shift registers 92-94 are each connected to AND gate 111. Also connected to ~ND gate 111 is the BLOCR signal which was previously described. The output of AND gate 111 is connected to one input of each of threeN~ND gates 121, 122 and 124. Thus, upon the coincidence of the signals Dl -D3 which define the day of the week with the time code stored in the shift registers 9~-94, an output will be pro~ided for enabling NAND gates 121, 122 and 12~.
~hift registers 95, 96 and 97 each store function control signals which, taken either singly or in combination, define what action is to be taken with respect ko the operation of the bistable clutches and the load control switch. Finally, shift register 98 stores parity bits.
If, for example, an action is to take place at the time defined by the time code signal stored in shift registers 85-91, function control flip-flops 117r 11 ; and 119 are clocked thereby providing an output in accordance with the input at the D terminals thereof.
.~

. - . :

~6~ 21 M~ 11 Withou-t a time coincidence signa]. at the output o~ AND
gate 111, ~ND gate 126, NAND gate 128 and AND gate 1.23 are enabled to -thereby couple the output oE the last stages of the shift registers 95 97, i.e., Pl, P2 and P3, respectively, to the inputs of the flip-flops 117-119.
Thus, flip-flops 117-119 provide outputs which define either a clutch switching operation or a load control switching operation to be performed. When, however, there is time coincidence signal at the output of AND
gate 111 indicating that at some particular day of the ::
week one or more switching operations are to occur at different times NAND gates 121, 122 and 124 are enabled. : .
Consequently, the function control output signals Pl, P2 and P3 from shift registers 95-97 are coupled via gates 121, 122 and 124 to latch circuits 125, 127 and 129, respectively. Depending upon the content of the signals Pl, P2 and P3, one or more of the latch circuits 125, 127 and 129 will be set. When, for examplel latch circuit 129 is set, ~ND gate 123 is inhibited to thereby prevent operation of the load control switch which is controlled - by the output of function control flip~flop 119. The manner in which flip-flops 117 and 118 are controlled is defined by the logic circuitry generally designated by the numeral 113. ~o simplify the discussion o the operation of the logic circuit 113, the following -table indicates which control function signals Pl and/or P2 control the operation of the flip-flops 117 and 11~ for .~ given states of the la-tch circuits 125 and 127.
125 127 Pl REG P2 REG
: 30 Reset Reset Pl P2 Rese~ Set 0 Pl or P2 Set Reset 0 Pl Set Set 0 0 Accordingly, when latches 125 and 127 are in the reset state, the flip-flop 117 is controlled by the Pl function control signal and the flip-flop 118 is controlled by the P2 Eunction control signal. ~hen the latch circuit 125 is reset and the latch cixcuit 127 is set the flip-flop 117 is not controlled by either the Pl or P2 function control signals since a low or logical ~l0ll signal is coupled -to the data input of -the flip-~:Lop.
The flip-flop 118~ however, is driven by either the Pl or P2 function control signals. When latch circuit 125 is set and latch circuit 127 is reset, the flip-flop 117 is not controlled by either of the Pl or P2 function control signals while the flip-flop 118 is controlled by the Pl signal, and so on. At the beginning of each day, a day pulse DP, which is generated by the clock timer circuit of the present invention, is coupled on input line 131 to gate 203 which functions as an AND gate. This signal resets each of the latch circuits 125, 127 and 129.
Each of the flip-flops 117-119 are reset when a fault condition exists or when the time clock of the control circuit is being set. As an example, a parity check is made of the signals in the last stage of each of the shift registers 85-98 by means of a series of EXCLUSIVE OR gates. If the parity check fails, a signal PE is generated which is coupled to latch circuit 115 which provides an output for resetting each of the flip-flops `~ 117-119, as will be more fully explained hereinbelow. If ;~ the operating voltage for the system falls below a predetermined level, a fault signal G~D is generated which is coupled to the latch circuit 115 for resetting the function control flip-flops 117-119. Input signal CRl rese~s latch circuit 115 so that the system can again : .

operate when the faul-t is removed. This signal is generated in a manner which will be e~plained more fully hereinbelow with respect to the description of the CiXCllit of FIG~RE 17. The output of -the latch circuit 115 is also u-tilized to display a zero on the time display 20.
Therefore, the output of latch circuit 115 is coupled to NAND gate 135 which in turn generates a BLITES signal at the output of inverter 136 causing a display of a zero.
The time display 20 also displays a zero when the battery voltage falls below or exceeds predetermined threshold levels. The battery voltage from battery 151 illustrated in FI~URE 5 is coupled to the CONV input illustrated in FIGURE 6B. This voltage is coupled to the input ~f a two threshold level voltage detector circuit 137. When, for example, the battery voltage exceeds a predetermined negative threshold level, threshold detector circuit 137 provides an output to latch circuit 139 for setting this latch circuit. An output is accordingly provided by the latch circuit 139 for generating a BLITE
signal via NAND gate 135 and inverter 136. Should the battery voltage fall below a predetermined threshold level, circuit 137 also provides a signal to latch circuit 139 for setting this circuit~ Accordingly, a BLITE
signal is generated by inverter 136 for generating a zero on time display 20. Thus, if the battery voltage falls either below a predetermined threshold level or rises above a second predetermined threshold level a fault condition is indicated by a zero display on the time display 20.
When the supply voltage ~DD falls below a predetermined level, a conversion signal CON is generated which is coupled to the battery powered carry-over circuit ~ ~ 6 ~ 21 ME 11 143. A5 aforement:ioned, this ci:rcuit is described in detail in U.S. Patent 4,093,~09 :issued June 6, 197~ ancl assigned -to the common assignee harewith~ Thus r by meang of circuit 1~13 when the supply voltage VD]~ clrops below a threshold level, -the relat:ively :Low batte.r voltage is converted -to a vol-tage capable o~ driving the programmable control circuit 11 of the present invention~ To drive the battery supply carry-over circuit 143, a divider circuit 163 generates a 3 kHz pulse train to intermittently turn on and of:E
transistor 153.
When the conversion command signal CON is generated, latch circuit 145 is set to thereby generate signals PUP and PUP at the output of inverter 147. The PUP signal is low when the supply voltage V~D falls below a predetermined threshold level and accordingly the signal PUP is coupled to N.~ND ga-te 135 for driving the inverter 136. In addition, the signals PUP and PUP
will be utilized in a manner to be described hereinbelow for controlling which time base generator, the quartz : 20 crystal oscillator or the 60 H2 line voltage, will serve to drive the clock timer of the present invention. The latch circuit 145 is reset by a REG siynal on input 149 when the voltage VDD has been restored to its proper level.
When this occurs the BLITE signal generated by inverter 136 is removed to thereby remove the zero display from the time display 20.
The 60 Hz input voltage on line 70 is converted -. to a square wave signal by means of flip-flop 150. In addition, the 60 Hz input signal after being conver-ted to a square wave is converted to a 60 ~z pulse -train at output terminals 152 and 154 in a conventi.onal manner ~ 21 ME 11 as illustrated in FIGU~E 6B. These slgnals will be utilized in -the -timing circuit and the ou-tput control circuits to ~e explained more fully hereinbelow.
Referring now to FIGURES 7 and 8 where t:here is disclosed the circuitry for timing the generation of pulses Eor driving the transistors 73, 75 and 79 which as aforementioned provide gating signals to the Triacs 69, 71 and 77, respectively. It will be recalled that the bistable clutches are each in one of two stable positions, . :

therefore, current flow through the solenoid windings of the clutches will change the position~s of each of the clutches if in a first direction but will not effect the position of the clutches if in a second direction. To control the positions of the clutches ! the half cycle of the 60 cycle A.C. voltage in which the Triacs are gated must be controlled. This is accomplished by the circuitry of FIGURE 8. With reference to ~`IG. 8, the Pl REG output of function control flip-~lop 117 is conn~cted to one input of NAND gate 173 whil.e the Pl REG
20 output of flip-flop 117 is coupl~.d to one input of NAND
:~ gate 179. These signals determine which state the clu~ch gear assembly 53 will be in. Depending upon the value :
of the output signals Pl REG and Pl REG of the flip-flop 117, either gate 173 or gate 179 is enabled. With gate 173 enabled, an in-phase signal, 60 Hz, is coupled to a sequence control gate 185. With gate 179 ena~led, an out-of-phase signal, 60 Hz, is coupled to the gate 185.

~, , . ~ .

~ 21 ~E 11 Thus, when gate 173 :is enabled, the triac ~9 is gated during apositive half cycle of the 60 cycle A.C. drive voltage and when gate 79 is enabled the triac is yated during the negative half cycle of the 60 cycle ~.~. line voltage. Consequently, the gates 173 and 179 are controlled in accordance with the outpu~ of function control flip-flop 117 to control which cycle of the 60 H~ A.C. voltage will be gated by the triac 69 through the solenoid coil 59 illustrated in FIGURE 5. The direction in which current is gated through the solenoid winding 59 is determinative of whether the bistable clutch gear assembly 53 will either remain at the presen state or switch to a new state.
In the same manner as aforementioned, NAND
gates 175 and 181 control the half cycle in which triac 71 is gated to permit current flow through solenoid wind-- ing 65 of the clutch mechanism 67. Finally, NAND gates 177 and 183 control the half cycle during which triac 77 is gated to permit current flow through solenoid winding 68 of the load control switch 21.
: In order to limit the maximum current flow, the gating of the triacs 69, 71 and 77 is controlled to occur in an ordered sequence during the beginning of each 15 minute interval wherein none of the triacs are yated simultaneously. The AND gates 185, 195 and 197 provide a means for timing the operation of the triacs in a sequential manner one after another in accordance with the sequenced time con~rol signals Tl, T2 and T3, respect-. ively. The sequence time control signals Tl, T2 and T3 are generated by a sequence timing control circuit illustrated in FIGURE 7.
With reference to FIGU~E 7, at the beginning of ` 21 ME 11 6~

each lS minute interval, a yulse signal is coupl.ed on line 187 to latch circuit 189 to set -this ci.rcui-t. With latch ci.rcuit 189 set a logic "1" high signal i5 coupled to the data input of flip-:Elop 191. Thi.s signal is cloc~ed through the flip-flop 191 by mea.ns of a lS H~
(15 ~IP) pulse signal generated by the cloc~ timer of the present invention. The timing con-trol. signal Tl at the Q output of flip-flop 191 is coupled back to the reset input of latch circuit 189 via inverter 190. In addition, the Tl signal is coupled to one input of AND gate lgS
illus-trated ln FIGURE 8. Thus, the timing control signal Tl goes high for one clock pulse period of the lS Hz clock pulse coupled to the flip-flop 191~ The output Tl. of flip-; flop 191 is coupled to the data input of flip-flop 192 with this signal being passed therethrough by means of the :~
15 Hz clock (15 HP). Thus, sequence timing control signal T2 is generated immediately after the completion of the signal Tl with the signal T2 having a duration of one 15 -~~z clock period. This signal is coupled to one input of AND gate 195. Following the generation of the timing control signal T2, this signal is cloc~ed through flip-flop 193 to thereby generate a third timiny control signal T3 which exists for one 15 Hz clock pulse period. Thus, the AND gates 185, 195 and 197 of FIGURE 8 are each enabled sequentially one after another.
AS will be explained more fully hereinbelow when the timing circuit of the present invention is being set or data is being read into the recirculating shift registers, a signal ml' is generated by the program control circuit illustrated in FIGURE 17. This signal is applied to the reset input of latch circuit 189 to prevent the gating of the triacs 69, 71 and 77 since AND gates 185, 195 and 197 : - 24 -~ 21 ME 11 will be inhihited without the generation of sequence cont.rol signals Tl t T2 and T3.
Immediately after the clock timer of -the present invention has been set, it is desired that the clutches and the load control switch each be ac-tuated to their desired sta-te, i.e., either engaged or disengaged.
To accomplish this the ml' signal from the program control circuit of FI~URE 17 is coupled to one input of NAND ga-te 209. ~t the same time because the SET signal does not go high until a short time after the ml' signal goes high, NAND gate 209 generates a low signal which is coupled to - the set input of latch circuit 199. This signal occurs immediately after the timer of the present invention has been set. Latch circuit 199 provides a high signal at its output which is coupled to NAND gate 210. N~ND gate 210 generates a low output signal in response thereto which is coupled to the set input of the latch circuit 1890 Wi-th latch circu.it 189 set, flip-flops 191, 192 and 193 provide sequence control pulses Tl, T2 and T3 for sequentially enabling AND gates 185, 195 and 197 in FIGURE 8. Thus, a~ter the clock timer has been set each of the clutch mechanisms and the load control switch are se-t in accord-ance with the present output of function control flip-flops 117, 118 and 119. When flip-flop 191 generates the sequence control signal Tl, this signal is coupled back via inverter 190 to the reset input of latch circuit 199 to reset the latch circuit. During the time that the clock -timer of the present invention is being set, the signal ml' is coupled to the reset input of latch circuit 189 and 199 in order to prevent generation of gate ~: enabling signals Tl, T2 and T3 for enabling AND gates 185, : 195 and 197.

Referrin~ now back -to EIIGURE 8, i-t will be recalled that the power supply voltacJe is a :Eul:L wave rectified non-filtered voltage and the vo:L-tage :Eor clriving -the solenoids of the clutch assemblies and load control switch is a 60 Hz A.C. vol-tage. In order to insure that the time at which the triacs 69, 71 and 7'7 are gated is not during the time in which the power supply voltage or the 60 cycle A.C. vol-tage approaches zero, a STROBE signal is coupled to each of the gates 185, 195 and 197 to enable these gates for a fixed period of time during each half cycle of the input A.C. voltage. The STROBE signal can be generated by any conventional means known in the art. ..
When one of the gates 185, 195 and 197 provides an output, a corresponding one of the transistors 212, 214 or 216 is turned on to thereby connect the base terminals of drive transistors 73, 75 or 79 to ground. ~hen this occurs the corresponding triacs 69, 71 or 77 are gated to thereby permit current flow through the solenoids of the clutch mechanism or the load control swltch.
A detailed description will now be presented of the operation of the clock timer circuit of -the present invention. As aforementioned, either a 60 Hz line voltage time base may be utilized or in the alternative, the oscillator including quartz crystal 19 may be utilized.
Illustrated in FIGURE 9 is the quartz crystal oscillator circuit utilized in the preferred embodiment of the present invention. The oscillator circuit is described in the aforementioned U.S. Patent No. 4,048,590.
This quartz crystal oscillator utilizes a minimum of power to thereby enable operation of the metering system for extended periods of time solely from 3 ~ ; 21 ME 11 ba-t-tery power. The outpu-t oE the oscilla-tor is coupled to a divider circuit ~13 which provides as an OlltpUt a 16 ]cHz clock pulse signal CL at term:inal 215 and at terminal 217 a 180 out-oE-phase clock pulse signal (CL) having the same frequency. These signa:Ls are coupled to a pulse forming circu:Lt 219 which generates two sync pulses 01 and 02 each having a frequency oE 16 kHz. ~1 and 02, which are phase shifted with respect to one another by 180, are utilized as sync pulses for syn-lQ chronizing the operation of the two phased dynamic ratio less logic circuitry of the time of day meter and in addition provide a sync output a~ terminal 221 for synchronizing the operation of a means for setting the time and reprogramming the time of day meter of the present invention.
Should the power supply voltage VDD drop below a predetermined level, a VOK signal i5 generated, which is coupled to transistor 220. In response thereto, the divider circuit 213 is inhibited to thereby prevent operation of the time of day meter of the present invention. FIGURES 10 and :Ll show divider circuits for converting the 16 kHz signal to a 1 Hz signal designated lHX, and fox converting the 60 Hz signal to a 1 Hz signal, designated lHL, respec-tively. These circuits operate in a conventional manner to divide down the respective input signals and accordingly will not be explained in detail herein. The 1 ~Iz output, i.e., lH~, of the divider of FIGUR~ 10 is coupled to one input of NAND gate 231 shown in FIGURE 12 and the 1 Hz output of the divider of FI&UR~ 11, i.e., lHL, is coupled to one input of NAND gate 233~ The other inputs of these NAND gates are derived -from the output of inverter 147 illustrated in FIGURE 6~.

~ 21 ME 11 A~ aforementioned, the inverter 147 provide~ an output when a fault condition appears on the input line volta~3e thereby necessitating control of the timing function oE
the control circuit 11 by means of the quartz crystal oscillator circui-t. Thus, when a signal appears at input 235, gate 233 is inhibited while the inverse of this signal is coupled to NAND gate 231 to enable this gate to thereby connect the lHX signal from the divider of FIG. 10 to the divider 237. If the 60 Hz input voltage is being utilized as a time base, NAND gate 231 is inhibited and NAND gate 233 is enabled to thereby connect the lHL signal from the divider circuit of FIG.11 to the divider 237. The divider 237 divides by 30, and accordingly, the output of -divider 237 is a pulse which occurs every half minute. This signal is coupled to a gating circuit 239 which is normally enabled to couple the output of divider 237 to a second ~ ;
divide by 10 divider circuit 241. The divide by 10 circuit ~ `
241 provides an output pulse to another divider 243 once every five minutes. Divider circuit 243 provides an output pulse every fifteen minutes at output terminal 245.
If a test of time setting operation is desired, a programmer is connected to the time of day metering system of the present invention. When this occurs a SET
siynal is coupled to gate 239 to thereby inhibit the output of divider 237 and enable a 3 kHz pulse train (3 KHP) to be coupled via input terminal 247 to the divider 241.
This effectively speeds up the operation of the time of day meter so that the test and time setting functions can be more rapidly completed. The flip-flops of dividers 241 and 243 each have an S~ output. Since the flip-flops are gated by a pulse, rather than by the leading or trailing edge of a signal, a pulse must be generated~ This is , .

accomplished by an ~ND gate connected across the inpu-t S and -the Q output of each flip-flop in the manner illus-trated in divider 237~ The S' outputs of the flip-flops of the dividers 241 and 243 is the output of the (undepicted) pulse Eorming AND gates.
Refer now to FIGURE 14 where -t,here is disclosed a counter circuit for generating -the binary signals for designating the quarter hour segments (Q) of an hour, the hours (H) of a day and the days (D) o a week. Input line 249 couples the fifteen minute pulse from output line 245 of FIGURE 12 to the input of the counter circuit 251 illustrated in FIGURE 14. This signal is effectively divided by each of the flip-flops illustrated to provide in binary form the appropriate output signals for desig-nating the time segment in which the time of day meter is operating. Thus the outputs of flip-flop 255 and flip-flop 257 provide Ql and ~ outputs which outputs are coupled to the EXCLUSIVE OR gates 101 of recirculation registers 85 and 86. These two signals define each quarter hour segment of each hour of the day. The outputs of flip-flops 259, 261 263 and 264 define the twelve hours of each half day. These signals are connected to the comparison gates at the out-puts of recirculation registers 87, 88, 89 and 90 illustrated in FIGURE 6A. Flip-flop 265 defines which half ^ of the day the meter is operating in, e.g., the A.M. or , P.M. The output of this flip-flop is connected to the comparison gate at the output of shift register 91 of FIGURE 6A. The output of this flip-flop is also coupled to an AND gate 267, the output (DP) of which is connected to gate 203 to reset -the latches 125, 127 and 129 of FIGURE 6B. In addition, the output of AND gate 26'7 is further divided by flip-flops 269, 271 and 273 to provide - ~9~ 21 ME 11 signals Dl, D2 and ~ Eor cleflning the day oE the week.
~hese signals are coupled to the output g~tes of shift registers 92, 93 and 94, respectively.
As aforemen-tioned, the time display 20 is a seven se~ment single digit display and accordi~gly in order to provide time information, the dayl hour, and minute display must be done on a sequent:ial basis. Accord-ingly, the output of the clock timer circuit illustra-ted in FIGURE 14 must be appropriately multiplexed in order to control the time at which the days, hours and minute ~ `
signals are coupled to the display. In the preferred embodiment the display operates on a 16 second cycle.
During the first 6.5 seconds of the cycle, the display ~0 .
is blanked to thereby provide a well defined interval for indicating when a new time display begins. After such a 6.5 second blanking period has terminated a zero is dis-played fox one-half a second to indicate the start of a time display. After the zero has been displayed for half - a second, a half second blanking interval occurs followed by a half second display of a numeral indicating the day of the week. After the day of the week has been displayed numerically, a 2.5 second blanking interval exists followed by a 1.5 second display of the hour of the day. Since the hour display may require two digit displays, the tens digit is displayed ~irst, followed by a half second blanking interval which in turn is followed by a half second display of the units digi~ of the hour of the day. Afte~ the hours of the day have been displayed, a 2.5 second blanking interval exists followed by a 1.5 second interval for displaying the minutes of the hour. The minutes of the hour are displayed in five minute intervals.
Refer now to FIG~JRE 13 where there is disclosed a circuit for generating control signals necessary for ~ 30 -~ 21 ME 11 timing the operation of the display 20 in accordance w.i-th the aforementioned timed sequence. A 1 E~z :input (1 HL) signal is coupled to a divide by 4 divider 275. The output of dlvider 275 is coupled to eac:h of the flip-flops 277, 279 and 28:L. These flip-flops provide pulses for enabling the display of the day of the week, the hours of the day and the minutes of the hour, respectively. Thus, 1ip-flop 277 provides an enabling output (D) during a first 4 second time segment, flip-flop 27g provides an enabling output (H) during a second succeeding 4 second time segment and flip-flop 281 provides a third enab:Ling output (M) during a third succeeding 4 second time interval.
A 1 Hz signal is also coupled to a set of NAND gates 283 ~.
and 285. Also coupled to NAND gate 283 is a one-half ~Iz . output signal from the first stage of divide by 4 divider 275 and a one-fourth ~z output from the Q output of the ~; second stage of the divider 275. Also coupled to NAND
gate 285 is the Q output signals from the first and second stage of the divider 275. The outputs of the NAND gates 283 and 285 are inverted by inverters 287 and 289 and are utilized to define the half-second time slots during which the day of the week, hour of the day and minutes of the day signals are displayed on the display 20. The outputs of NAND gates 283 and 285 are coupled to a second N~ND gate 291, and to a blanking NAND gate 293. Also coupled to NAND
gate 293 is the output of NAND gate 291. NAND gate 293 ~:l provides a blanking signal (BNK) during a fourth four .~ second interval of each time display interval or cycle and blanking between digits.
As aforementioned; -the time display signals must be appropriately time multiplexed so that the day of the week, the hour of the day and the minutes of the hour are :~ - 31 - ::
' : ~

~ 21 ME ll displayed in sequence on the display unit 20. In order ; to provide th:is multiplexing function, a series of logic gates are illustrated in }~IGU~E 15. Thus, for exa~lple, the output oE NAND gate 297 provides a binary coded decimal signal (BCDl) for the first output terminal Dl of the control unit ll. This NAND gate provides in sequence signals which when combined with the signals at output terminals D2-D4 define the day of the week, the hour oE
the day and the minutes of the hour. The day of the week signals are coupled to NAND gate 297 from NAND gate 299.
Coupled to NAND gate 299 is the output ~D) of flip-flop - 277, the output of inverter 287, both illustrated in FIGURE 13, and the day signal output Dl which appears at the Q output of flip-flop 269 of FIGURE 14. These signals define in a half-second time slot, the first bin~ry coded digit position of -the day of the week signal which is coupled to the display unit 20 through decoder driver 18.
NAND gates 301 and 303 provide at their outputs multiplexed binary coded decimal information for the first digit position of the time display signal for the minutes of the day and hours of the day, respectively. The other inputs to the various gates of the multiplexing circuit of Eig.
15 are derived from the various outputs of the timer circuit of FIGURE 14 and the multiplex signal generator circuit of FIGURE 13. Since the operation of the complete logic circuits of FXGURE 15 is evident from the Figure, a det~iled description thereof will not be provided herein.
Refer now to FIGURE 16 where there is disclosed ,~ a driver circuit for generating the BCD signals Dl ~ D4 as well as a blanking signal to the decoder driver circuit 18. The output (BCDl) of NAND gate 297 of FIGURE 15 is connected to a gating circuit 305. The output of circuit , ' ' ~

305 in turn drives outpu-t -transistor 307 to provide an appropriate signal at outpu-t Dl~ The second throuyh fourth BCD outputs o the multiplexing circuit in FIGURE
15 are connected to NAND gates 309, 311 and 313, respect-ively. These signals are coupled to gating circuits 315, 317 and 319, respectively, when the time of day circuit is not in its set mode, i.e., when the time of day meter-ing system is operating under normal conditions. The outputs of circuits 315, 317 and 319 are then couplecl to driver transistors 321, 323 and 325/ respectively, to provide ou^tput signals at terminals D2, D3 and D4, respectively.
When the system is under a test conditon, NAND
gates 309, 311 and 313 are inhibited and NAND gates 308, 310 and 312 are enabled. With these gates properly enabled, the outputs of the unction control flip-flops 117, 113 and 119, respectively are coupled to gates 308, 310 and 312, respectively. The Pl REG, P2 REG and P3 REG outputs of functions control flip-flops 117-119 are connected to a programmer ~e.g.,23) via connector 30 illustrated in FIG.2 for the purpose of verifying the correct operation of the metering system.
As aforementioned, since the present invention utilizes two phase dynamic ratioless logic, the 16 kHz 02 signal is coupled to DC converter transistors 327 to provide a DC drive signal for the gating transistors 305, 315, 317 and 319. Finally, as aorementioned, when a fault condition exists, NAND gate 135 of FIGURE 6B provides an output signal (BLITES) for displaying a zero on display unit 20. This signal is coupled to the gating circuits 305, 315, 317 and 319 and in effect overrides any output signals coupled thereto from the multiplexing circuit 315 of FIGURE 15 of -the function control flip-flops 117-l:L9 of F'IGVRE 6B.
It is desi:red that the time display be blanked duxing the night time hours, i.e., 6:00 PM to 6:00 AM.
Thus, the AM--PM time signal at the Q output of flip-flop 265 of the timing circuit in FIGURE 14, the hour signal from the Q output of flip-~lop 263 and t:he HSl signal coupled to the input of flip-flop 261 are coupled to NAND
gate 333. This signal sets latch circuit 335 to thereby cause a blanking signal (BLANK) to be generated at the output of drive transistor 337. the ~M-PM signal A-7 from the Q output of flip-flop 265 is coupled to a second reset NAND gate 339 together with the two hour signals from flip-flops 263 and 261. These signals reset latch circuit 335 to thereby remove the blanking signal from the blanking output transistor 337. Thus, the display is blanked during the time period between 5:00 PM and 6:00 AM.
- Referring briefly back to FI5URE 5) the decoding circuit 18 receives the aforementioned blanking signals together ~ .
with the binary coded decimal output signals Dl-D4 and ; 20 appropriately converts these signals in a known manner to ~ drive the seven segment digit display 20. Should it be .~ desired to display a time signal during the time period between 6:00 PM and 6:00 AM, a magnet can be utilized to close reed switch 341 to thereby remove the blanking a signal from the decoder 21. Thus, a means is provided for ; displaying time signals during the night time hours.
It should be understood that other time display arrangements could be utilized if desired. For example/
.~ it is not necessary that a single digit display arrange-ment be utilized but rather a multiple digit display could be utilized to simultaneously display the day of the week, the hours of the day and the minutes of the hour.

: ~ 34 ~

The present sys-tem is utllized because oE corlfin:ing space requirements and the desirability of clecreased cos-ts.
Refer now brie:Ely to FIGURE 17 where there is disclosed an interface circuit for controlling the operation of the time of day metering system in accordance with the commands from a programmer circuit. It will be recalled that the signals received from -the programmer are the data signals which are coupled to the recirculating shift registers illustrated in FIGURE 6A and two circuit control signals Ml and M2. Signals Ml and M2 when taken together de~ine the mode of operation of the time of day meter in accordance with the following table:
Ml M2 -O O RESET
Thus, when Ml and M2 are both high, the tim~ of day metering system operates in its normal mode of operation.
However, when the M2 input goes low, a program is read into the recirculating memoxy of FIGURE 6A. The set and reset modes are for the purpoSe of setting the time o:E
; the time of day meter and testing the metering system.
Referring now to FIGURE 17, input transistors 351 and 353 normally maintain the inputs Ml and M2 high whenever the portable programmer is not connected to the time of day metering system. Thus, without the portable programmer connected in circuit, the time of day metering system operates in its normal mode. Thus, the signal Ml, which is used for example in the circuit of FIGURE 7, is normally high. ~hen a program mode is established by the poxtable programmer, the M2 input goes low, thereby causing NAND gate 355 to provide a high outpu-t a-t the PGM output thereof and a low output a-t the PGM ou-tput thereof. These signals are utilized to gate the data information from the portable programme:r into the shift registers of FIGURE 6A. When the portable programmer establishes a set mode of operation, NAND gate 357 generates a high signal at the SET output thereof and a low signal at the SET output thereof. These signals are utilized to control the sequences circuit o FIGURE
7, the timer circuit of FIGURE 12 and the display drive circuit of F~GURE 16. Flnally, when the portable programmer establishes a reset mode cf operation/ both inputs Ml and M2 are low and accordingly, the CR2 output of NAND gate 359 goes high as does the CRl output of inverter 361. These signals are utilized throughout the : circuitry of the time of day metering appropriately reset ~` the circuits for normal operation~
.~,; While the present invention has been disclosed ; in connection with a preferred embodiment thereof, it should be understood that there may be other embodiments which fall within the spirit and scope of the invention as defined by the appended claims.

, .
' .

Claims (10)

The embodiments of the invention in which an exclu-sive property or privilege is claimed are defined as follows:

1. A multiple rate electrical metering system for registering the total electrical energy consumed by a monitored load and the electrical energy consumed during preselected time intervals including a meter register assembly comprising three sets of rotatably mounted indicating dial pointers, each of said sets of dial pointers being driven by a separate one of three gear trains coupled, respectively, thereto, an input drive gear coupled in continuous meshing engagement with one of said three gear trains and with a first clutch idler gear assembly and a second clutch idler gear assembly, said first clutch idler gear assembly being rotatably mounted in juxtaposition with a first clutch and brake assembly that is mounted for movement relative thereto, a second clutch and brake assembly mounted adjacent said second clutch idler gear assembly for movement relative thereto, said first clutch and brake assembly including a first clutch gear rotatably mounted in continuous meshing engagement with a gear in the second of said three sets of gear trains, said second clutch and brake assembly including a second clutch gear rotatably mounted in continuous meshing engagement with a year in said third set of gear trains, said first clutch and brake assembly being operable to move from a braked position against a brake member that prevents the gears of said second gear train from rotating to an engaged position that holds it against the first clutch idler gear assembly for rotation therewith, said second clutch and brake assembly being operable to move from a braked position that prevents the gears of said third gear train from rotating to an engaged position that holds it against the second clutch idler gear assembly for rotation therewith, and means for selectively operating said first and second clutch and brake assemblies to move them, respectively, into either their braked or engaged positions.

2. A meter register assembly as defined in claim 1 wherein said means for selectively operating said first and second clutch and brake assemblies comprises a first solenoid coil mounted adjacent the first clutch and brake assembly, and a second solenoid coil mounted adjacent the second clutch and brake assembly, said solenoid coils each being effective when energized in a forward direction to produce a magnetic field that interacts with the clutch and brake assembly adjacent there-to to cause said assembly tomove to its engaged position and being further effective when energized in a reverse direction to cause said assembly to move to its braked position, in combination with means for selectively energizing each of said solenoid coils in a forward and a reverse direction.

3. A meter register assembly as defined in claim 2 wherein said first and second clutch and brake assemblies each include a magnetic part mounted, respectively, for reciprocal movement within at least a portion of said first and second solenoid coils.

4. A meter register assembly as defined in claim 3 wherein said magnetic part of both the first and second clutch and brake assemblies is generally cylindrical in form and is provided with wall means defining a passageway through its longitudinal axis, a first shaft and a second shaft positioned, respectively, in said passageways through the first and second clutch and brake assemblies, said first shaft being rotatably mounted and having said first clutch idler gear mounted thereon in coaxial relationship with the first clutch and brake assembly, said second shaft being rotatably mounted and having said second clutch idler gear mounted thereon in coaxial relationship with the second clutch and brake assembly.

5. A meter register assembly as defined in claim wherein said first and second clutch and brake assemblies include permanent magnet material that is magnetically polarized with its magnet poles in generally parallel alignment with said first and second shafts, respectively, on which the clutch and brake assemblies are mounted.

6. A meter register assembly as defined in claim 5 wherein said first and second clutch idler gears are mounted in fixed relationship, respectively, on a first and second body of the magnetic metal, said first and second bodies of magnetic metal being rotatably mounted, respectively, on said first and second shafts and disposed, respectively, at least partly within said first and second solenoid coils.

7. A meter register assembly as defined in claim 2 including a first switch means mounted adjacent the first solenoid coil and responsive to movement of the first clutch and brake assembly to indicate the relative position thereof, and a second switch means mounted adjacent the second solenoid coil and responsive to movement of the second clutch and brake assembly to indicate the relative position thereof.

8. A meter register assembly as defined in claim 7 wherein said first and second switch means comprise, respectively, a first magnetically actuatable reed switch mounted in the magnetic field produced by the first solenoid coil and a second magnetically actuatable reed switch mounted in the magnetic field produced by the second solenoid coil.

9. A meter register assembly as defined in claim 8 including a first load means electrically connected in circuit with the first reed switch to be controlled thereby, and a second load means electrically connected in circuit with the second reed switch to be controlled thereby.

10. A meter register assembly as defined in claim 9

Claim 10 continued:
wherein said first and second load means include, respectively a first indicating signal means and a second indicating signal means.