DE69302936T2 - Verfahren zum Herstellen eines elektrisch leitenden Musters aus Zinn-dotiertem Idiumoxid (ITO) auf einem Substrat - Google Patents

Verfahren zum Herstellen eines elektrisch leitenden Musters aus Zinn-dotiertem Idiumoxid (ITO) auf einem Substrat

Info

Publication number
DE69302936T2
DE69302936T2 DE69302936T DE69302936T DE69302936T2 DE 69302936 T2 DE69302936 T2 DE 69302936T2 DE 69302936 T DE69302936 T DE 69302936T DE 69302936 T DE69302936 T DE 69302936T DE 69302936 T2 DE69302936 T2 DE 69302936T2
Authority
DE
Germany
Prior art keywords
idium
ito
doped
tin
oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69302936T
Other languages
English (en)
Other versions
DE69302936D1 (de
Inventor
Monica Scholten
Den Meerakker Johannes Eng Van
Johannes Wilhelmus Mari Jacobs
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics NV filed Critical Philips Electronics NV
Application granted granted Critical
Publication of DE69302936D1 publication Critical patent/DE69302936D1/de
Publication of DE69302936T2 publication Critical patent/DE69302936T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1884Manufacture of transparent electrodes, e.g. TCO, ITO
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/13439Electrodes characterised by their electrical, optical, physical properties; materials therefor; method of making
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
DE69302936T 1992-03-13 1993-03-05 Verfahren zum Herstellen eines elektrisch leitenden Musters aus Zinn-dotiertem Idiumoxid (ITO) auf einem Substrat Expired - Fee Related DE69302936T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP92200732 1992-03-13

Publications (2)

Publication Number Publication Date
DE69302936D1 DE69302936D1 (de) 1996-07-11
DE69302936T2 true DE69302936T2 (de) 1996-12-19

Family

ID=8210479

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69302936T Expired - Fee Related DE69302936T2 (de) 1992-03-13 1993-03-05 Verfahren zum Herstellen eines elektrisch leitenden Musters aus Zinn-dotiertem Idiumoxid (ITO) auf einem Substrat

Country Status (4)

Country Link
US (1) US5366588A (de)
EP (1) EP0560442B1 (de)
JP (1) JPH0660744A (de)
DE (1) DE69302936T2 (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011120328A1 (de) * 2011-12-06 2013-06-06 Forschungszentrum Jülich GmbH Ätzverfahren für Metall-Mischoxide

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3044418B2 (ja) * 1991-10-30 2000-05-22 キヤノン株式会社 電極基板の製造方法
US6005260A (en) * 1993-10-19 1999-12-21 U.S. Philips Corporation Non-linear switching element of an electro-optical display device with metallic protective layer
KR100450186B1 (ko) * 1996-11-08 2004-11-20 도와 고교 가부시키가이샤 아이티오의 원료분말과 소결체 및 그 제조방법
KR100590916B1 (ko) * 1999-06-23 2006-06-19 비오이 하이디스 테크놀로지 주식회사 박막 트랜지스터 어레이 기판의 제조방법
KR100532080B1 (ko) * 2001-05-07 2005-11-30 엘지.필립스 엘시디 주식회사 비정질 인듐 틴 옥사이드 식각용액 및 이를 이용한 액정표시소자의 제조방법
US8307549B2 (en) 2001-11-20 2012-11-13 Touchsensor Technologies, Llc Method of making an electrical circuit
US20040035717A1 (en) * 2002-08-21 2004-02-26 Casio Micronics Co. , Ltd. Chemical treatment method and chemical treatment apparatus
US7410906B2 (en) * 2004-07-16 2008-08-12 Fujifilm Corporation Functional device and method for producing the same, and image pickup device and method for producing the same
US7329365B2 (en) * 2004-08-25 2008-02-12 Samsung Electronics Co., Ltd. Etchant composition for indium oxide layer and etching method using the same
KR100636162B1 (ko) * 2004-08-25 2006-10-18 삼성전자주식회사 소프트웨어 보호 방법 및 그 장치
EP1978400B1 (de) * 2006-01-25 2012-08-08 Idemitsu Kosan Co., Ltd. Beschichtete struktur und elektrode für eine elektrische schaltung damit
JP5328083B2 (ja) * 2006-08-01 2013-10-30 キヤノン株式会社 酸化物のエッチング方法
US20080061030A1 (en) * 2006-09-13 2008-03-13 Taiwan Semiconductor Manufacturing Co., Ltd. Methods for patterning indium tin oxide films
JP5262478B2 (ja) * 2008-09-11 2013-08-14 東ソー株式会社 透明電極用のエッチング液
US9274633B2 (en) * 2010-01-15 2016-03-01 Sharp Kabushiki Kaisha Liquid crystal display device and method for manufacturing same
EP2649188A1 (de) 2010-12-06 2013-10-16 Novozymes North America, Inc. Verfahren zur hydrolyse von oligomeren in hemicellulosehaltiger flüssigkeit
CN104021735B (zh) * 2014-05-23 2016-08-17 京东方科技集团股份有限公司 一种量子点发光显示屏及其制备方法
US9868902B2 (en) 2014-07-17 2018-01-16 Soulbrain Co., Ltd. Composition for etching

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3837944A (en) * 1972-09-01 1974-09-24 Nat Starch Chem Corp Selective etching of metal oxides of tin or indium
US3979240A (en) * 1975-05-02 1976-09-07 General Electric Company Method of etching indium tin oxide
NL7509341A (nl) * 1975-08-06 1977-02-08 Philips Nv Werkwijze voor de vervaardiging van elektrisch geleidende indiumoxide patronen op een isole- rende drager.
US4448637A (en) * 1981-12-28 1984-05-15 Daicel Chemical Industries, Ltd. Etching method of conductive film
JPS62299035A (ja) * 1986-06-18 1987-12-26 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JPS6451622A (en) * 1987-08-24 1989-02-27 Nippon Telegraph & Telephone Surface treating method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102011120328A1 (de) * 2011-12-06 2013-06-06 Forschungszentrum Jülich GmbH Ätzverfahren für Metall-Mischoxide

Also Published As

Publication number Publication date
EP0560442A1 (de) 1993-09-15
US5366588A (en) 1994-11-22
EP0560442B1 (de) 1996-06-05
DE69302936D1 (de) 1996-07-11
JPH0660744A (ja) 1994-03-04

Similar Documents

Publication Publication Date Title
DE69302936T2 (de) Verfahren zum Herstellen eines elektrisch leitenden Musters aus Zinn-dotiertem Idiumoxid (ITO) auf einem Substrat
DE69125128T2 (de) Verfahren zum Verbinden eines IC-Chips mit einem mit Leitermuster versehenem Substrat
DE3485129D1 (de) Verfahren zur bildung eines musters von elektrisch leitenden linien auf der oberseite eines keramischen substrates.
DE69020696T2 (de) Verfahren zum Montieren eines elektrischen Bauteils auf einer Leiterplatte.
DE69403876T2 (de) Verfahren zur Herstellung eines metallischen Musters auf einem elektrisch isolierenden Substrat durch stromlose Plattierung
DE69200771T2 (de) Verfahren zum Bilden einer gemusterten Oberfläche auf einem Substrat.
DE69319299T2 (de) Verfahren zur Herstellung eines transparenten Musters aus leitendem Film
DE68928402D1 (de) Verfahren zur Entfernung einer Oxidschicht auf einem Substrat
DE69225248D1 (de) Verfahren zum Verarbeiten eines Halbleitersubstrats
DE69025801D1 (de) Verfahren zum Formen von elektrischen Kontakten zwischen Verbindungsleiterschichten auf verschiedenen Ebenen
DE69610252T2 (de) Verfahren zum Zurückätzen einer Schicht auf einem Substrat
DE69120887D1 (de) Verfahren zum Zusammenbau von gedruckten Leiterplatten mit hoher Abwechselung
DE69001338T2 (de) Verfahren zur Bildung von leitenden Spuren auf einem Substrat.
DE69022927D1 (de) Verfahren zum Anbringen eines Musters von leitenden Zügen auf einem Substrat.
DE69217448T2 (de) Verfahren zum Verbinden eines Leiters mit einer Elektrode in einer elektronischen Anordnung
DE3667361D1 (de) Verfahren zum herstellen eines metallischen verbindungsmusters fuer hochintegrierte schaltungsbauelemente.
DE69418420T2 (de) Verfahren zum Anlöten eines elektrischen Kabels an eine Schaltungsplatte
DE59611407D1 (de) Vorrichtung zum Beschichten eines Substrats von elektrisch leitfähigen Targets
DE69024373D1 (de) Verfahren zum Strukturieren eines piezoresistiven Elements auf einem Isolierträger
DE3881360T2 (de) Verfahren zum anbringen eines elektronischen bauelementes auf einem substrat.
DE68917695T2 (de) Verfahren zum Herstellen von Leiterbahnen innerhalb eines isolierenden Substrates Isolierendensubstrat.
DE69423945T2 (de) Verfahren zum Reinigen eines Substrates
DE3875170D1 (de) Verfahren zum kontaktieren von zwei auf einem substrat abgeschiedenen leitenden schichten.
DE69426618D1 (de) Verfahren zum Ätzen von leitenden Schichten auf integrierten Schaltungen
DE69215763T2 (de) Verfahren zum Behandeln bedruckter Substrate

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: KONINKLIJKE PHILIPS ELECTRONICS N.V., EINDHOVEN, N

8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee