US4896294A - Semiconductor memory device with row and column word lines and row and column bit lines - Google Patents

Semiconductor memory device with row and column word lines and row and column bit lines Download PDF

Info

Publication number
US4896294A
US4896294A US07/261,866 US26186688A US4896294A US 4896294 A US4896294 A US 4896294A US 26186688 A US26186688 A US 26186688A US 4896294 A US4896294 A US 4896294A
Authority
US
United States
Prior art keywords
cell
cell series
series
memory
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07/261,866
Inventor
Mitsuru Shimizu
Nobuyuki Ikumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: IKUMI, NOBUYUKI, SHIMIZU, MITSURU
Application granted granted Critical
Publication of US4896294A publication Critical patent/US4896294A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Definitions

  • This invention relates to a semiconductor memory device used for image processing, for example, and more particularly to a memory device of the type in which high speed access to a memory array is possible in the row and column directions.
  • Another object of this invention is to provide a semiconductor memory device of the multibit structure in which a plurality of memory blocks are accessible in any one of the two different directions, and an access direction to one memory cell array block may be selected to be different from that of another memory cell array block.
  • a memory cell array including a plurality of memory cells arrayed in a matrix fashion, each of said memory cells including a first MOS transistor, a second MOS transistor, and a capacitor, which are connected at the first ends to one another;
  • a word line for a first cell series connected to the gates of first MOS transistors in the memory cells arrayed a row;
  • bit line for the second cell series connected to the second ends of the second MOS transistors in said column in the memory cell array
  • a cell series selection circuit for selecting a desired one of said first and second cell series of a desired one of said memory cell arrays, according to a first external input signal for selecting one of said first cell series and said second cell series, and a second external input signal for selecting one of said memory cell arrays.
  • each of a plurality of memory cell arrays can be accessed in a predetermined one of two different access directions. Additionally, the access direction to a memory cell array can be selected to be different from that to another cell array.
  • FIG. 7 shows a circuit diagram of a cell series selection circuit for a memory cell array of the memory device shown in FIG. 6;
  • WLC input signal and BSi input signal are input to NAND gate 53.
  • the output signal of this NAND gate 53 is passed through inverter 54, and acts as output signal WLCi. Therefore, as shown in FIG. 8, when the signal BSi corresponding to memory cell array MAi is logically high, the WLS input signal is active or logically low, and the signals WLR and WLC are logically high and low, respectively.
  • signals WLRi and WLCi become logically high and low.
  • the first cell series is selected.
  • the signal WLS input signal becomes active, and signals WLRi and WLCi become high and low, respectively.
  • the second cell series is selected.
  • signal WLS is in an inactive state or in a logic high level
  • signals WLR and WLC are logically low, so that signals WLRi and WLCi become logically low. Accordingly, the second cell series is selected in each of memory cell arrays MAi to MAn.

Abstract

A memory cell contains a first MOS transistor, a second MOS transistor, and a capacitor, which are connected at the first ends to one another. A word line for a first cell series, is connected to the gates of first MOS transistors in the memory cells arrayed in a row. A word line for a second cell series, is connected to the gates of second MOS transistors arrayed in a column. A bit line for the first cell series, is connected to the second ends of the first MOS transistors in the row. A bit line for the second cell series, is connected to the second ends of the second MOS transistors in the column. A selection circuit selects the first cell series or the second cell series, according to an external input signal for cell series selection. According to the semiconductor memory deivce, one of the first and second cell array series of the memory cell array can be accessed according to a logic level of the array series select signal.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to a semiconductor memory device used for image processing, for example, and more particularly to a memory device of the type in which high speed access to a memory array is possible in the row and column directions.
2. Description of the Related Art
With the increase in memory capacity of semiconductor memory devices, their range of application has expanded into the field of image processing. Particularly in the dynamic image memory applied for the image processings, various types of high speed operation modes have been used in order to obtain a high speed access to the memory cell array. These modes are, for example, nibble mode, high speed page mode, and static column mode. An exemplar prior image memory will be described with reference to FIG. 1. Memory cell MC is made of MOS transistor Q and capacitor C, as shown in FIG. 1. Memory cells thus arranged are arrayed in a matrix fashion to form a cell array. The memory cells MC arrayed on a row in the memory matrix are connected to a single word line WL. Memory cells MC on a column are connected to a single bit line BL.
In a high speed mode used in the image memory of prior art, the memory cells of the memory cell array are accessed at a high speed in the row direction. Specifically, in this mode, one word line is first selected, and the data of the memory cells MC coupled with the selected word line are sequentially accessed.
When using the high speed access mode, it is impossible to access at a high speed the memory cells coupled with different word lines, since the different word lines must be selected line by line. Therefore, a long time is needed until all of the memory cells of the different word lines have been accessed.
In the image processing system using the image memory, there frequently occurs a situation that the image data must be scanned at a high speed in the vertical direction on the display screen, as shown in FIG. 2. This situation occurs particularly when a graphic display is performed. Normally, the pixel data in the row and column directions on the display are stored in the image memory in a corresponding layout. At the present stage of this technology where the high speed access to the image memory in the column direction is impossible, it is impossible to vertically display an image on the display at high speed.
SUMMARY OF THE INVENTION
With the view of solving the above problem, this invention has an object to provide a semiconductor memory device suitable for a high speed display in both the horizontal and vertical directions on the display.
Another object of this invention is to provide a semiconductor memory device of the multibit structure in which a plurality of memory blocks are accessible in any one of the two different directions, and an access direction to one memory cell array block may be selected to be different from that of another memory cell array block.
According to an aspect of this invention, there is provided a semiconductor memory device comprising:
a memory cell array including a plurality of memory cells arrayed in a matrix fashion, each of said memory cells including a first MOS transistor, a second MOS transistor, and a capacitor, which are connected at the first ends to one another;
a word line for a first cell series, connected to the gates of first MOS transistors in the memory cells arrayed a row;
a word line for a second cell series, connected to the gates of second MOS transistors arrayed in a column;
a bit line for the first cell series, connected to the second ends of the first MOS transistors in said row;
a bit line for the second cell series, connected to the second ends of the second MOS transistors in said column; and
a cell series selection circuit for selecting one of the first cell series and the second cell series, according to the external input signal for cell series selection.
According to another aspect of the present invention, there is provided semiconductor memory device of multibit structure having a plurality of memory cell arrays for storing the data of the respective bits constituting a word, said semiconductor memory device comprising:
memory cell arrays including a plurality of memory cells arrayed in a matrix fashion, each of said memory cells including a first MOS transistor, a second MOS transistor, and a capacitor, which are connected at the first ends to one another;
a word line for a first cell series, connected to the gates of first MOS transistors in the memory cells arrayed in a row in a memory cell array;
a word line for a second cell series, connected to the gates of second MOS transistors in a column in the memory cell array;
a bit line for the first cell series, connected to the second ends of the first MOS transistors in said row in the memory cell array;
a bit line for the second cell series, connected to the second ends of the second MOS transistors in said column in the memory cell array; and
a cell series selection circuit for selecting a desired one of said first and second cell series of a desired one of said memory cell arrays, according to a first external input signal for selecting one of said first cell series and said second cell series, and a second external input signal for selecting one of said memory cell arrays.
With such an arrangement, each of a plurality of memory cell arrays can be accessed in a predetermined one of two different access directions. Additionally, the access direction to a memory cell array can be selected to be different from that to another cell array.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 shows a circuit diagram of a memory cell of a conventional semiconductor memory device;
FIG. 2 shows a view of a display in which an image is vertically displayed on the display screen;
FIG. 3 shows a semiconductor memory device of a one-bit structure according to an embodiment of this invention;
FIG. 4 shows a circuit diagram of a memory cell in the memory device shown in FIG. 3;
FIG. 5 shows a circuit diagram of a series selection circuit in the memory device of FIG. 3;
FIG. 6 shows a circuit diagram of a semiconductor memory device of a n-bit structure according to another embodiment of this invention;
FIG. 7 shows a circuit diagram of a cell series selection circuit for a memory cell array of the memory device shown in FIG. 6;
FIG. 8 shows signal charts in the operation of the cell series selection circuit of FIG. 7.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
An embodiment of a semiconductor memory device according to this invention will be described with reference to the accompanying drawings.
FIG. 3 shows a part of a dynamic random access memory (DRAM). In the figure, MA indicates a memory cell array, and reference numeral 1 a RAS (row address strobe) control circuit for outputting a control signal in response to a RAS signal. Numeral 2 designates a CAS (column address strobe) control circuit for outputting a control signal in response to a CAS signal. Reference numeral 3 designates a cell series selection circuit for selecting one of two different cell series of memory cell array MA. This selection circuit receives select signal WLS to selectively activate control output line WLR or WLC.
In the memory cell array MA, memory cells MC are arrayed in a matrix fashion. Word lines RLW and bit lines RBL of the first cell series of cell array MA are laid out in the horizontal or row direction of the memory cell array. Word lines CWL and bit lines CBL of a second cell series are laid out in the vertical or column direction of the memory array. As shown in FIG. 4, each memory cell MC is structured in such a way that MOS transistors QR and Qc for first and second transfer gates and capacitor C for charge storage are connected at first ends to one another. The second end of capacitor C is set at a predetermined potential. The potential may be power source voltage VDD, 1/2 VDD potential, or ground potential VSS. The gate and the second end of first MOS transistor QR are connected to the word line RWL and the bit line RBL of the first cell series. The gate and the second end of second MOS transistor QC are connected to the word line CWL and the bit line CBL of the second cell series of cell array MA. In this case, one word line RWL is connected to the gates of first MOS transistors QR in a row. One bit line RBL is connected to the second ends of these transistors. One word line CWL is connected to the gates of second MOS transistors Qc in a column. One bit line CBL is connected to the second ends of these transistors. Row decoder RD1 for the first cell series selects the word line RWL of the first cell series. Column decoder sense amplifier CD1 for the first cell series selects the bit line RBL of the first cell series, and amplifies the bit line potential. Row decoder RD2 for the second cell series selects the word line CWL of the second cell series. Column decoder sense amplifier CD2 for the second cell series selects the bit line CBL of the second cell series, and amplifies the bit line potential. These are controlled by circuits 1, 2 and 3. Row decoder RD1 for the first cell series is activated by the output signal of RAS control circuit 1 and the WLR output (activated when the WLS input signal is logically low) of all series selection circuit 3. The column decoder sense amplifier CD1 is activated by the output signal of CAS control circuit 2 and the WLR output signal of cell series selection circuit 3. The row decoder RD2 for the second cell series is activated by the output signal of RAS control circuit 1, and the WLC output (activated when the WLS input signal is logically high) of cell series selection circuit 3. Column decoder sense amplifier CD2 for the second cell series is activated by the output signal of CAS control circuit 2 and the WLC output of the series selection circuit 3.
The semiconductor memory is so designed that any of high speed access modes such as nibble mode, high speed page mode, and static column mode can be selected in either of the first and second cell serieses.
According to the semiconductor memory device, one of the first and second cell serieses of the memory cell array can be accessed according to a logic level of the cell series selection signal WLS. The horizontal and vertical picture element data of the image of the picture display device of the horizontal/vertical scanning type are correspondingly stored into the memory in the row and column directions of the memory cell array. A high speed display in the horizontal direction on the display can be made by selecting the first cell series and making a row directional access to the memory cell array. Further, a high speed display of the vertical direction can be made by selecting the second cell series and making a column directional access to the memory cell array, as shown in FIG. 2.
FIG. 5 shows a circuit diagram of a series selection circuit used in the memory device of FIG. 3. The series selection circuit comprises three inverters 21 to 23 connected in series. Signal WLS is input to first inverter 21. Third inverter 23 outputs signal WLC. Output signal of second inverter 22 is used as signal WLR.
While in the above-mentioned embodiment, this invention has been applied to the memory device of one-bit structure, it is evident that this invention is applicable to a memory device of the multibit structure. A memory device of the n-bit structure will be described with reference to FIG. 6. The memory device comprises n memory cell arrays MA1 to MAn. These arrays store the data of the respective bits forming a word. Memory cell arrays MA1 to MAn are each constructed like the memory cell array MA shown in FIG. 3. Cell series selection circuit 41 and cell series selection circuits 421 to 42n function together to select a desired cell series in a desired memory cell according to an external signal input WLS for selecting one of two different cell serieses, and external input signals BS1 to BSn for selecting memory cell arrays MA1 to MAn. Cell series selection circuit 41 corresponds to cell series selection circuit 3 of the memory device of FIG. 3. Cell series selection circuits 421 to 42n are provided for memory cell arrays MA1 to MAn. Cell series selection circuit 41 receives external signal input WLS, and renders active the internal signal WLR for the first cell series or the internal signal WLC for the second cell series according to the level of this input signal. Cell series selection circuits 421 to 42n render active first cell series select signals WLR1 to WLRn or second cell series selection signals WLC1 to WLCn of each memory cell array according to the output signals WLR and WLC of cell series selection circuit 41 and cell array selection signals BS1 to BSn. BSi to BSn may be I/D.
As shown in FIG. 1, cell series selection circuit 42i (i=1 to n) comprises NAND gate 51 to which signals WLR and BSi (i=1 to n) are input. An output signal of NAND gate 51 is passed through inverter 52, so that it acts as output signal WLRi (i=1 to n). WLC input signal and BSi input signal are input to NAND gate 53. The output signal of this NAND gate 53 is passed through inverter 54, and acts as output signal WLCi. Therefore, as shown in FIG. 8, when the signal BSi corresponding to memory cell array MAi is logically high, the WLS input signal is active or logically low, and the signals WLR and WLC are logically high and low, respectively. At this time, signals WLRi and WLCi become logically high and low. In the memory cell array MAi coupled for reception with signals WLRi and WLCi, the first cell series is selected. On the other hand, when the signal BSi corresponding to memory cell array MAi is low in logic level, the signal WLS input signal becomes active, and signals WLRi and WLCi become high and low, respectively. In the memory cell array MAi coupled with signals WLRi and WLRi, the second cell series is selected. When signal WLS is in an inactive state or in a logic high level, signals WLR and WLC are logically low, so that signals WLRi and WLCi become logically low. Accordingly, the second cell series is selected in each of memory cell arrays MAi to MAn.
In the memory device of the n-bit structure, if input signals BS1 to BSn are set at desired logic level, when input signal WLS is active, it is possible to make an access to a desired cell series in each of memory cell arrays MA1 to MAn. In this case, it is possible to make an access to different cell serieses in the memory cell arrays (one is the first cell series and the other is the second cell series). If input signal WLS is inactive, it is allowed that a cell series can be fixed in a selected state in the memory cell arrays. Under this condition, it is possible to make an access to each memory cell array for the refreshing operation.
As described above, according to the semiconductor memory of the multibit structure, each memory cell array can be accessed in any one of the two different directions. Further, an access direction for one memory cell array may be selected to be different from that of another memory cell array.
According to a semiconductor memory device of this invention, the memory cell array can be selectively accessed in the two different directions. Therefore, the memory device according to this invention is suitable for the high speed display in both the horizontal and vertical directions on the image display.

Claims (5)

What is claimed is:
1. A semiconductor memory device comprising:
a memory cell array including a plurality of memory cells arrayed in a matrix fashion, each of said memory cells including a first MOS transistor, a second MOS transistor, and a capacitor, which are connected at the first ends to one another;
a word line for a first cell series, connected to the gates of first MOS transistors in the memory cells arrayed a row;
a word line for a second cell series, connected to the gates of second MOS transistors arrayed in a column;
a bit line for the fist cell series, connected to the second ends of the first MOS transistors in said row;
a bit line for the second cell series, connected to the second ends of the second MOS transistors in said column; and
a cell series selection circuit for selecting one of the first cell series and the second cell series, according to the external input signal for cell series selection.
2. The semiconductor memory device according to claim 1, in which said first cell series word line and said first cell series bit line are arranged horizontally in the memory cell array, and said second cell series word line and the second cell series bit line are arrayed vertically in the memory cell array.
3. A semiconductor memory device of multibit structure having a plurality of memory cell arrays for storing the data of the respective bits constituting a word, said semiconductor memory device comprising:
memory cell arrays including a plurality of memory cells arrayed in a matrix fashion, each of said memory cells including a first MOS transistor, a second MOS transistor, and a capacitor, which are connected at the first ends to one another;
a word line for a first cell series, connected to the gates of first MOS transistors in the memory cells arrayed in a row in a memory cell array;
a word line for a second cell series, connected to the gates of second MOS transistors in a column in the memory cell array;
a bit line for the first cell series, connected to the second ends of the first MOS transistors in said row in the memory cell array;
a bit line for the second cell series, connected to the second ends of the second MOS transistors in said column in the memory cell array; and
a cell series selection circuit for selecting a desired one of said first and second cell serieses of a desired one of said memory cell arrays, according to a first external input signal for selecting one of said first cell series and said second cell series, and a second external input signal for selecting one of said memory cell arrays.
4. The semiconductor memory device according to claim 3, in which said cell series selection circuit includes a selection circuit for receiving said first external input signal for selecting one of said first cell series and said second cell series; and a plurality of selection circuits provided for said memory cell arrays, for receiving an output signal of the former-reacted selection circuit and said second external input signal for selecting one of said memory cell arrays, to generate an output signal for selecting said desired cell series of the desired memory cell arrays.
5. The semiconductor memory device according to claim 3, in which said selection circuit keeps said memory cell arrays in a state where one of said two cell series is selected, when said first external input signal for selecting one of said first and second cell series is inactive.
US07/261,866 1987-12-09 1988-10-25 Semiconductor memory device with row and column word lines and row and column bit lines Expired - Fee Related US4896294A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62-311177 1987-12-09
JP62311177A JPH01151095A (en) 1987-12-09 1987-12-09 Semiconductor memory

Publications (1)

Publication Number Publication Date
US4896294A true US4896294A (en) 1990-01-23

Family

ID=18014011

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/261,866 Expired - Fee Related US4896294A (en) 1987-12-09 1988-10-25 Semiconductor memory device with row and column word lines and row and column bit lines

Country Status (5)

Country Link
US (1) US4896294A (en)
EP (1) EP0319691B1 (en)
JP (1) JPH01151095A (en)
KR (1) KR920007443B1 (en)
DE (1) DE3889872D1 (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4985871A (en) * 1989-11-13 1991-01-15 Chips And Technologies, Inc. Memory controller for using reserved dram addresses for expanded memory space
US5247655A (en) * 1989-11-07 1993-09-21 Chips And Technologies, Inc. Sleep mode refresh apparatus
US5272678A (en) * 1990-06-15 1993-12-21 Oki Electric Industry Co., Ltd. Semiconductor memory device with column-wise signal access
US5280441A (en) * 1990-07-10 1994-01-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US5331588A (en) * 1989-10-27 1994-07-19 Nec Corporation Semiconductor memory device
US5414656A (en) * 1994-03-23 1995-05-09 Kenney; Donald M. Low charge consumption memory
US5444660A (en) * 1991-04-02 1995-08-22 Mitsubishi Denki Kabushiki Kaisha Sequential access memory and its operation method
US5555215A (en) * 1989-12-08 1996-09-10 Hitachi, Ltd Semiconductor memory operating with low supply voltage
US5963468A (en) * 1998-01-30 1999-10-05 Silicon Aquarius, Inc. Low latency memories and systems using the same
US6021077A (en) * 1996-07-22 2000-02-01 Nec Corporation Semiconductor memory device controlled in synchronous with external clock
US6256221B1 (en) 1998-01-30 2001-07-03 Silicon Aquarius, Inc. Arrays of two-transistor, one-capacitor dynamic random access memory cells with interdigitated bitlines
US6310596B1 (en) * 1992-10-26 2001-10-30 Oki Electric Industry Co., Ltd. Serial access memory
US20030117832A1 (en) * 2001-12-21 2003-06-26 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having two-transistor, one-capacitor type memory cells of high data holding characteristic
CN109390015A (en) * 2017-08-02 2019-02-26 三星电子株式会社 Memory device and memory module
US20190295631A1 (en) * 2016-05-18 2019-09-26 Sitaram Yadavalli Method and apparatus for storing and accessing matrices and arrays by columns and rows in a processing unit
CN110600065A (en) * 2019-08-16 2019-12-20 清华大学 Memory cell with symmetrical characteristic and array circuit formed by same
US11237828B2 (en) * 2016-04-26 2022-02-01 Onnivation, LLC Secure matrix space with partitions for concurrent use
US11740903B2 (en) 2016-04-26 2023-08-29 Onnivation, LLC Computing machine using a matrix space and matrix pointer registers for matrix and array processing

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5225275A (en) * 1986-07-11 1993-07-06 Kyocera Corporation Method of producing diamond films
US7474557B2 (en) 2001-06-29 2009-01-06 International Business Machines Corporation MRAM array and access method thereof
JP2003168287A (en) 2001-07-24 2003-06-13 Toshiba Corp Memory module, memory system, and data transfer method

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4758988A (en) * 1985-12-12 1988-07-19 Motorola, Inc. Dual array EEPROM for high endurance capability
US4768171A (en) * 1984-06-20 1988-08-30 Nec Corporation Memory circuit having a plurality of cell arrays

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2442132C3 (en) * 1974-09-03 1981-11-05 Siemens AG, 1000 Berlin und 8000 München Dynamic shift register and method for its operation
JPS57200988A (en) * 1981-06-03 1982-12-09 Nec Corp Storage device
US4554645A (en) * 1983-03-10 1985-11-19 International Business Machines Corporation Multi-port register implementation
JPS6250791A (en) * 1985-08-30 1987-03-05 株式会社日立製作所 Dynamic type semiconductor memory

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4768171A (en) * 1984-06-20 1988-08-30 Nec Corporation Memory circuit having a plurality of cell arrays
US4758988A (en) * 1985-12-12 1988-07-19 Motorola, Inc. Dual array EEPROM for high endurance capability

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5331588A (en) * 1989-10-27 1994-07-19 Nec Corporation Semiconductor memory device
US5247655A (en) * 1989-11-07 1993-09-21 Chips And Technologies, Inc. Sleep mode refresh apparatus
US4985871A (en) * 1989-11-13 1991-01-15 Chips And Technologies, Inc. Memory controller for using reserved dram addresses for expanded memory space
US5555215A (en) * 1989-12-08 1996-09-10 Hitachi, Ltd Semiconductor memory operating with low supply voltage
US5272678A (en) * 1990-06-15 1993-12-21 Oki Electric Industry Co., Ltd. Semiconductor memory device with column-wise signal access
US5280441A (en) * 1990-07-10 1994-01-18 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US5379248A (en) * 1990-07-10 1995-01-03 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
US5444660A (en) * 1991-04-02 1995-08-22 Mitsubishi Denki Kabushiki Kaisha Sequential access memory and its operation method
US6310596B1 (en) * 1992-10-26 2001-10-30 Oki Electric Industry Co., Ltd. Serial access memory
US5414656A (en) * 1994-03-23 1995-05-09 Kenney; Donald M. Low charge consumption memory
US6021077A (en) * 1996-07-22 2000-02-01 Nec Corporation Semiconductor memory device controlled in synchronous with external clock
US6256221B1 (en) 1998-01-30 2001-07-03 Silicon Aquarius, Inc. Arrays of two-transistor, one-capacitor dynamic random access memory cells with interdigitated bitlines
US5963468A (en) * 1998-01-30 1999-10-05 Silicon Aquarius, Inc. Low latency memories and systems using the same
US20030117832A1 (en) * 2001-12-21 2003-06-26 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having two-transistor, one-capacitor type memory cells of high data holding characteristic
US6859384B2 (en) 2001-12-21 2005-02-22 Renesas Technology Corp. Semiconductor memory device having two-transistor, one-capacitor type memory cells of high data holding characteristic
US11237828B2 (en) * 2016-04-26 2022-02-01 Onnivation, LLC Secure matrix space with partitions for concurrent use
US11740903B2 (en) 2016-04-26 2023-08-29 Onnivation, LLC Computing machine using a matrix space and matrix pointer registers for matrix and array processing
US20190295631A1 (en) * 2016-05-18 2019-09-26 Sitaram Yadavalli Method and apparatus for storing and accessing matrices and arrays by columns and rows in a processing unit
US10600475B2 (en) * 2016-05-18 2020-03-24 Sitaram Yadavalli Method and apparatus for storing and accessing matrices and arrays by columns and rows in a processing unit
US11568920B2 (en) 2017-08-02 2023-01-31 Samsung Electronics Co., Ltd. Dual row-column major dram
CN109390015A (en) * 2017-08-02 2019-02-26 三星电子株式会社 Memory device and memory module
CN109390015B (en) * 2017-08-02 2024-04-02 三星电子株式会社 Memory device and memory module
CN110600065B (en) * 2019-08-16 2021-10-08 清华大学 Memory cell with symmetrical characteristic and array circuit formed by same
CN110600065A (en) * 2019-08-16 2019-12-20 清华大学 Memory cell with symmetrical characteristic and array circuit formed by same

Also Published As

Publication number Publication date
DE3889872D1 (en) 1994-07-07
KR890010915A (en) 1989-08-11
EP0319691A3 (en) 1990-12-27
KR920007443B1 (en) 1992-09-01
EP0319691A2 (en) 1989-06-14
JPH01151095A (en) 1989-06-13
EP0319691B1 (en) 1994-06-01

Similar Documents

Publication Publication Date Title
US4896294A (en) Semiconductor memory device with row and column word lines and row and column bit lines
US4935896A (en) Semiconductor memory device having three-transistor type memory cells structure without additional gates
US4725987A (en) Architecture for a fast frame store using dynamic RAMS
US6445638B1 (en) Folded-bitline dual-port DRAM architecture system
US5313431A (en) Multiport semiconductor memory device
US8218386B2 (en) Embedded memory databus architecture
US5111434A (en) Semiconductor memory device
US4731758A (en) Dual array memory with inter-array bi-directional data transfer
US6594196B2 (en) Multi-port memory device and system for addressing the multi-port memory device
US5812483A (en) Integrated circuit memory devices including split word lines and predecoders and related methods
US5097440A (en) Semiconductor memory device comprising a plurality of memory arrays with improved peripheral circuit location and interconnection arrangement
US5249165A (en) Memory cell array divided type multi-port semiconductor memory device
EP0324470A2 (en) Semiconductor memory circuit with improved serial access circuit arrangement
US6212121B1 (en) Semiconductor memory device with multiple sub-arrays of different sizes
US4578780A (en) Dual port type semiconductor memory
US5040143A (en) Semiconductor memory device
US5818751A (en) Single-port SRAM with no read/write collisions
US5305258A (en) Semiconductor memory and memory cell
US6330202B1 (en) Semiconductor memory device having write data line
US6483139B1 (en) Semiconductor memory device formed on semiconductor substrate
US5189639A (en) Semiconductor memory device having bit lines capable of partial operation
US5828618A (en) Line memory
US6256249B1 (en) Method for hidden DRAM refresh
US5640351A (en) Semiconductor memory circuit having data buses common to a plurality of memory cell arrays
US5537359A (en) Memory device

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, 72 HORIKAWA-CHO, SAIWAI-

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:SHIMIZU, MITSURU;IKUMI, NOBUYUKI;REEL/FRAME:004965/0813

Effective date: 19881014

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIMIZU, MITSURU;IKUMI, NOBUYUKI;REEL/FRAME:004965/0813

Effective date: 19881014

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 19980128

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362