WO1994003818A1 - High speed power analyzer - Google Patents

High speed power analyzer Download PDF

Info

Publication number
WO1994003818A1
WO1994003818A1 PCT/US1992/006439 US9206439W WO9403818A1 WO 1994003818 A1 WO1994003818 A1 WO 1994003818A1 US 9206439 W US9206439 W US 9206439W WO 9403818 A1 WO9403818 A1 WO 9403818A1
Authority
WO
WIPO (PCT)
Prior art keywords
analog input
input signals
signals
predetermined
power system
Prior art date
Application number
PCT/US1992/006439
Other languages
French (fr)
Inventor
R. Steven Glaser
Jeffrey M. Bade
Original Assignee
The Dow Chemical Company
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by The Dow Chemical Company filed Critical The Dow Chemical Company
Priority to KR1019950700460A priority Critical patent/KR100251852B1/en
Priority to JP5514377A priority patent/JPH07509051A/en
Priority to EP92917728A priority patent/EP0653070B1/en
Priority to DE69223998T priority patent/DE69223998T2/en
Priority to AU24441/92A priority patent/AU2444192A/en
Priority to CA002139575A priority patent/CA2139575C/en
Priority to US08/362,471 priority patent/US5606510A/en
Publication of WO1994003818A1 publication Critical patent/WO1994003818A1/en

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R21/00Arrangements for measuring electric power or power factor
    • G01R21/133Arrangements for measuring electric power or power factor by using digital technique
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/02Measuring effective values, i.e. root-mean-square values

Definitions

  • the present invention relates generally to systems for monitoring electrical power circuits and particularly to a programmable system for measuring and calculating electrical parameters from multiple power circuits.
  • the monitoring of electrical power is important to ensure that this energy resource is effectively generated, distributed and utilized. Utilities need to measure power coming out of a generation station or going into a power station. In addition, to minimize power transmission losses, it is important to minimize the phase relationship between the current and voltage waveforms of the power being transmitted. In industrial control applications, it is important to be able to continuously monitor the current and phase of the power into a machine which may vary with the machine load.
  • the present invention provides a high speed power analyzer which utilizes voltage and current input devices, such as transformers, for transmitting signals proportional to the voltage and current levels in the circuits being measured.
  • the signals are transmitted to a multiplexer and the output of the multiplexer is coupled to an analog to digital (A to D) converter for converting the voltage and current signals into a digital representation of same.
  • a digital processor circuit is coupled to the multiplexer for selecting which inputs are coupled to the multiplexer outputs.
  • the processor circuit also is coupled to the A to D converter to receive the digital voltage and current signals.
  • the system includes a host computer coupled to the digital processor circuit for performing additional calculations on the electrical variables to thereby derive electrical parameters relating to the performance of the power circuits. These parameters may include Watts, Watt-hours, Vars, Power Factor, etc.
  • the software of the processor circuit performs continuous functions such as calibration, drift and offset compensation and zero cross detection.
  • the system samples the input devices rapidly and continuously in a manner which is not synchronized to the power waveforms being sampled. Specifically, in one form of the present invention, the system samples five channels at a rate of 1199 times each second.
  • Figure 3A-3B provide an illustration of representative sine waves showing the measurement techniques in accordance with the present invention.
  • FIGS 4A-4E comprise flowcharts for the processing performed by the sine board computer in accordance with the present invention.
  • FIGS 5A-5D comprise flowcharts the processing of the host computer in accordance with the present invention.
  • Figures 6A-6F comprise schematic diagrams for the circuits contained in the sine board computer shown in Figure 1.
  • FIG. 1 a block diagram of a high speed power analyzer system 10 according to the present invention is shown.
  • the power analyzer system 10 utilizes a voltage transformer 12 and a current transformer 14 for sensing voltage and current at the input of a power bus 16 at one phase of a power substation. It will be appreciated that in general there will be three phases in each power substation, however, for simplicity only one phase is shown. Additional current transformers 18, 20 and 22 sense the current flowing through circuits 24, 26 and 28 respectively which each lead to final load devices (not shown). Conventional circuit breakers 30, 32, 34 and 36 are employed for circuit protection.
  • Sinusoidally varying signals from the potential transformer 12 and the current transformers 14, 18, 20 and 22, are transmitced along the input bus 38 to the five input channels 40 of a field or host computer 42.
  • the host computer 42 comprises generally a host processor which communicates with at least one sine board computer 44 and other input/output devices.
  • a passive resistor divider circuit (not shown) is preferably connected to the potential transformer 12.
  • the sine board computer 44 samples the voltage input and each current input to compute the RMS voltage and RMS currents.
  • the sine board computer 44 measures the phase relationship between the voltage and each of the currents.
  • the sine board computer 44 samples each input channel 1199 times each second and determines all zero crossing points for each input signal.
  • the precise time base of a microprocessor in the sine board computer 44 is used to measure the time difference between zero crossings to calculate the phase relationships.
  • This information is then transmitted to the field computer 42 where it is transmitted along bus 46 to a communication network 48 that is coupled to a central control computer 50. Referring now to Figure 2, the sine board computer 44 is shown in more detail.
  • the potential transformer 12 and one of the current transformers 14 is depicted, each having plus and minus inputs 52 and 54 entering the sine board computer 44 where they are coupled to a multiplex device 56. While only one current transformer 44 is shown in Figure 2 for simplicity, it will be appreciated that the other current transformers 18, 20 and 22 are likewise connected to the multiplexer 56 inputs.
  • Multiplexer 56 may comprise, for example, a type 507A multiplex circuit manufactured by Harris Corp.
  • a microprocessor 58, such as an 80C31, manufactured by Intel Corp. , with its associated circuitry is coupled to the multiplexer 56 along line 60 for permitting the microprocessor 58 to select which of the inputs to the multiplexer 56 are directed to the multiplexer output lines 62 and 64.
  • the signal from either the potential transformer 12 or any of the current transformers 14, 18, 20 and 22 may be directed to the multiplex output lines 62 and 64.
  • the multiplex output 62, 64 is directed to a differential amplifier circuit 66 which takes the difference between the multiplex outputs 62 and 64, amplifies this difference signal by ten and transmits it along output line 68.
  • An A to D converter 70 which may be, for example, an AD578 manufactured by Analog Devices Inc. , accepts the amplified difference signal along line 68 as its input and converts this sinusoidally varying analog signal to a 12 bit digital signal. The digitized 12 bit signal is then transmitted along bus 72 to the microprocessor 58.
  • the microprocessor 58 is also connected to the A to D converter 70 through its associated circuitry 74 (shown in Fig. 6D) , which provides a command to convert (CTC) line 76 which is used to initiate the conversion sequence after settling.
  • CTC command to convert
  • FIG. 4A-4E the primary software processing steps of the sine board 44 are depicted.
  • Figure 4A is a flowchart of the sine board 44 main loop as performed by the microprocessor 58.
  • sine board main loop 78 initially resets and reconfigures the hardware as required in step 80.
  • the microprocessor 58 will read/write test all memory.
  • the data read interrupt is enabled.
  • the data read interrupt is the means by which the microprocessor 58 samples data from the potential transformer 12 and current transformers 14, 18, 20 and 22. This sampling occurs 1199 times per second (i.e., at fixed 834 microsecond intervals) for each of the five input channels 40. That is, the data read interrupt takes a total of 1199 X 5 samples per second. Further details of the data read interrupt will be discussed below in connection with Figure 4B.
  • the sine board process 78 also determines whether there has been a host data request in decision diamond 82. In other words, between interrupts the processor checks to see if the host computer 42 has requested a data update. Such requests will generally occur once per second and are described in more detail below in connection with Figure 5A.
  • step 84 the data in a transmit buffer is sent to the host 42. Also a "calibration read" flag is set. The process then proceeds along line 86 back to decision diamond 82. If there is no host data request, the process then proceeds to decision diamond 88 where it is determined whether there is data to be processed. Thus, when an interrupt has been performed and data has been read, there will be data from one or more samples to be processed, in which case the data process sub-routine 90 will process the data read during the interrupt. The data processing sub-routine will be described below in connection with 4C. If decision diamond 88 determines that there is no data to be processed, the process proceeds along line 86 back to decision diamond 82. It will be appreciated that the data processing sub-routine 90 will be performed once per data read interrupt.
  • step 94 the next interrupt is scheduled for t + 834 microseconds, where t is the current time, to maintain the accuracy needed for precise phase measurements.
  • this frequency yields a sample rate that is not a multiple of 60 hertz (i.e., 1199 samples/sec. as opposed to 1200 samples/sec.) .
  • the sinusoidal inputs to be measured are 60 hertz, it is an advantage of the present invention to sample at a different frequency rate. This is because if the sample rate was synchronous with the power waveform, the same points along the waveform would be measured from cycle to cycle. Consequently, spikes in the signal would be measured each time.
  • step 84 the calibration read flag will be set after each host data request (e.g., once/second) . If the calibration read flag is not set, decision diamond 98 proceeds back to the interrupt return 100 which directs the processing back to step 82 in Figure 4A. If the calibration read flag has been set, step 102 is performed to clear the calibration read flag, read/store the precision voltage reference, and read/store the ground reference.
  • the voltage reference signal on line 208 and the ground reference signal on line 209 are provided to the multiplexer 56 as shown in Figure 6A in order to provide the data necessary for compensation/calibration of the multiplexer 56 and amplifier 66 due to environmental changes.
  • the voltage and ground reference data are used during the data processing sub-routine 90 to be discussed presently. The process then returns to the main loop 78.
  • step 104 indexes a data number by an increment of one over the previous data point that was read in the previous interrupt.
  • step 104 takes the absolute value of the data.
  • the DC offset value of ground reference
  • This value is then added to the RMS sum.
  • the RMS sum will be used to calculate average RMS, as discussed below in connection with Figure 5B.
  • the process proceeds to the "detect" zero cross sub-routine 106, discussed below in connection with 4D.
  • step 112 will index a number of waves of data associated with that sine wave by one, and proceed to the "calculate zero cross" sub-routine 114, shown in Figure 4E. The number of the wave will be used in the frequency calculation, discussed below in connection with Figure 5C. It should be noted that step 112 also updates the transmit sum buffer with the addition of another wave number, and the wave buffer is reset to zero. This is because the sine board computer 44 only sends completed wave information to the field computer 42. The sine board computer holds the data for incomplete waves until the next time data is requested-by the field computer 42.
  • Step 116 next determines if the present channel is a voltage channel by the fact that it is the number one channel used in this application. If it is, step 118 calculates a period summation equal to the previous period sum plus the zero cross time difference (Diff.). "Diff" is calculated in the "calculate zero cross" sub-routine 114, as the time of the current zero cross, minus the time of the previous zero cross point. If decision diamond 116 determines that the present channel is not a voltage channel, then step 120 is performed which adds the "Diff" value to the phase angle PHI. The phase angle PHI is equal to the time between the zero cross of the current and the zero cross of the most recent voltage signal. After step 120, the data processing sub-routine 90 proceeds back to the sine board main loop 78.
  • step 118 calculates a period summation equal to the previous period sum plus the zero cross time difference (Diff.). "Diff" is calculated in the "calculate zero cross" sub-routine 114, as the time of the current zero cross,
  • step 122 gets the present data's sign and the present channel's status.
  • the detect zero cross sub-routine 106 waits for a case when two positive data points have followed two negative data points. This condition will set the "cross detected" flag.
  • step 124 determines if the present data is positive. If it is, the number of negative data values ("Num Neg") is set to zero in step 126. If the data is negative, step 128 will set the number of positive data points ("Num Pos”) to zero.
  • decision diamond 130 checks to see if the "got 2 neg" flag is set. This will have occurred through a previous iteration through the steps to be described below.
  • step 132 will index the number of negative points ("Num Neg") by one, and step 134 will determine if the number of negative points is equal to two. If it is, step 136 will set the "got 2 neg" flag, and the detect zero cross sub-routine will return to the data processing routine 90 described or shown on Figure 4C. Likewise, if step 130 determines that the "got 2 neg” flag was set, or if step 134 determines that the number of negative data points was not equal to 2, the process would return back to the data processing sub-routine 90.
  • step 126 sets the num neg to zero
  • decision diamond 138 will determine if the "got 2 neg" flag has been set by a previous iteration of step 136. If not, the process returns to the data processing sub- routine 90. If it has been set, step 140 will index the number of positive data points by one and step 142 will determine if this number is two. If it is not, step 142 will direct the process back to the data processing sub- routine 90. If the number is two, on the other hand step 144 will set the "cross detected" flag indicating that two positive data points have followed two negative data points.
  • the calculate zero cross sub-routine 114 is shown on Figure 4E.
  • This process is illustrated in Figure 3A where the sine wave 146 is shown divided up by vertical lines intersecting the sine wave 146 at data points 148 which are taken every 834 micro seconds.
  • the zero cross point is found as shown in Figure 3B by drawing a straight line 150 between a pair of data points that straddle the zero line. The point at which line 150 crosses the zero line 152 is the approximate zero cross point.
  • the calculate zero cross sub-routine 114 begins with step 154 to initially find the straddling data points; that is, the negative voltage and the positive voltage on either side of the zero crossing point. This may be, for example, point 156 and 158 shown on Figure 3B.
  • step 154 determines the time of the negative and positive points shown at 160 and 162, respectively, on Figure 3B.
  • step 154 gets the known time difference between point 162 and 160, or delta t.
  • step 163 the voltage of the negative point 158 is divided by the voltage of the negative point plus the voltage of the positive point 156 to calculate the slope.
  • the zero cross is then set to be equal to the time of the negative point 162 plus the zero point crossing time plus a percentage of the delta t that has occurred.
  • step 163 calculates the difference between the zero cross just calculated and the previous voltage zero cross.
  • the calculate zero cross sub-routine then proceeds back to the data process sub-routine 90 where the difference (Diff) is used in subsequent steps 118 and 120.
  • step 166 the host processor requests and receives the data received and processed in the steps discussed above in connection with Figures 4A-4e from the sine board computer 44.
  • Step 166 is preferably performed once per second, and corresponds to a host data request step 82 in Figure 4A.
  • an RMS calibration and calculation sub-routine 168 is performed.
  • a frequency calculation sub-routine 170 and a phase angle compensation calculation sub-routine 172 have performed.
  • step 174 stores the RMS, frequency and phase angle data.
  • the RMS calibration and calculation sub-routine 168 for each of the five channels is shown on Figure 5B.
  • the RMS calibration and calculation sub-routine 168 calibrates the RMS sum by multiplication with a gain calibration ratio, which is a calibration for any analog/gain error associated with the multiplexer and amplifier circuits. If the analog/gain error is more than 10 percent, then a calibration error is reported by the host computer 42 and the sine board computer 44 waits for a reset signal from the host computer 42 to continue operations.
  • the host computer 42 is programmed to see whether the reference voltage signal being read is within plus or minus 10 percent of its known value.
  • step 176 If the reference voltage is within tolerance, then the RMS answers are adjusted to compensate for the error characterized by the calibration ratio in step 176.
  • step 176 first determines the calibration ratio as the voltage reference divided by the voltage reference read minus the ground reference read.
  • step 176 multiplies the calibration ratio by the RMS sum which was determined above in step 104 for each of the voltage and current signals being sampled. This yields the calibrated RMS sum.
  • step 178 calculates an RMS constant which is pi divided by the square root of 8 and the calibrated average RMS is then determined by multiplying the calibrated sum by the RMS constant divided by the total number of samples.
  • Sub ⁇ routine 168 then returns to the host data finishing process 164 which proceeds to the frequency calculation sub-routine 170 shown on Figure 5C.
  • the frequency calculation sub-routine 170 calculates the average frequency by inverting the period sum divided by the total number of voltage waves received. That is, step 180 divides the total number of waves received by the period sum to determine the frequency. It will be appreciated that the period sum was determined in step 118 in the flowchart on Figure 4C and the number of waves was determined in step 112 on Figure 4C.
  • the frequency calculation sub-routine 170 proceeds back to the data finishing process 164 which directs the process to the phase angle compensation and calculation sub-routine 172 shown on Figure 5D for each of the four current channels. This sub-routine is used to convert the time domain phase information received from the sine board computer 44 into phase angle degrees.
  • the sub-routine calculates a compensated PHI sum by addition with the time between channel reads constant. This provides compensation for the fact that the channels are sampled at deterministically different times.
  • step 182 defines the channel diff constant as the time between the channel two read minus the time between the channel one read.
  • step 184 calculates the PHI sum as the PHI sum (calculated in step 120) plus the channel diff constant times j where j is defined as the channel number minus one.
  • j indexes from one to four as the program advances through the current signal channels.
  • step 184 calculates the PHI divisor as the period sum (found in step 118) multiplied by the number of waves divided by k, where k is proportional to the full scale of the A to D converter and the full scale of finished values of the parameters being monitored. The period is needed at this juncture, because the invention may be employed with power systems using different frequencies (e.g., 50 or 60 hertz).
  • step 186 determines the average phase angle as the compensated PHI sum divided by the PHI divisor.
  • Sub-routine 172 then proceeds back to the host data finishing process and the RMS, frequency and phi data are stored in step 174.
  • These stored parameters are then available to a central control computer 50, shown in Figure 1, by means of bus 46, in communication with the communication network 48. It will be appreciated that from these fundamental parameters (RMS volts/amps frequency and phase data) the central control computer 50 can derive useful system parameters such as watts, watt-hours, VARS, power factor, etc.
  • the channel one inputs 188 and 190 comprise the negative and positive inputs from the potential transformer 12 respectively.
  • the channel 2, 3, 4 and 5 inputs comprise the negative 191, 194, 198, 202, and positive 192, 196, 198, 200, 204 inputs from the four current transformers 14, 18, 20 and 22.
  • Each input channel includes a pair of resistors 203 and 205 and a capacitor 206 which together serve to filter out noise and resist surges of the incoming analog input signals.
  • the channel 1-5 inputs are fed to the input lines in the multiplex device 56, which is provided with a .909 voltage reference 208, plus and minus 15 volt supply 210 and 212, respectively, while the ground pin as well as pins 6a, 7a, 8a, 6b, 7b, 8b are grounded.
  • Address lines 60 as well as mux enable line 214 are supplied from latch 216 shown on Figure 6D.
  • Latch 216 may be a 74HC374, which is coupled to the micro processor 58 shown on Figure 6C for controlling the multiplex device 56.
  • the multiplex device 56 provides two outputs 218 and 220, comprising the plus and minus signals respectively. Output signals 218 and 220 are fed to a differential amplifier circuit 66.
  • differential amplifier circuit 66 takes a difference between the voltages on lines 218 and 220, amplifies this difference by ten, and transmits this amplified difference as a single sinusoidally varying voltage level to line 68 which is then fed to the A to D converter 70 input.
  • the 12 bit digital output of A to D converter 70 is transmitted along bus 72 to the microprocessor 58 inputs.
  • the microprocessor circuit controls the A to D converter by means of the CTC line 76 shown in Figure 6A and 6D.
  • Figure 6B shows the memory and I/O controller PLD which decodes and provides strobe signals as well as memory circuits 222, 224, 226 used for program memory.
  • Figure 6C illustrates the memory address latch 226 and Figure 6D shows the memory and I/O controller 228 for controlling interaction between the microprocessor 58 and the program memory as well as A to D converter by means of the CTC command signal.
  • Figure 6B shows the power supply 230.
  • Figure 6E shows a diagnostic light emitting diode 232 which is tied to the reset line driven by the field computer to indicate whether the sine board computer 44 is functioning properly.
  • Figure 6F shows the connector 254 for transmitting data to the field computer 42. It will be appreciated that the high speed power analyzer system 10 described above provides a rapid measurement of power circuit parameters that is independent of frequency and voltage. It also provides uninterrupted continuous sampling of five input channels at 1199 hertz at each channel and automatically performs calibration, and compensation continuously.

Abstract

A method and apparatus for rapidly and continuously sampling AC voltage and current signals in a plurality of power distribution circuits. The sampled signals are then analyzed in a sine board computer to derive the number of fundamental electrical variables. These variables include frequency, RMS volts, RMS amps and a phase angular relationship between the voltage and currents in the system. The computer also performs calibration and compensation functions. From these fundamental variables, other useful parameters can be calculated such as watts, watt-hours, VARS, and power factor.

Description

HIGH SPEED POWER ANALYZER
BACKGROUND AND SUMMARY OF THE INVENTION
The present invention relates generally to systems for monitoring electrical power circuits and particularly to a programmable system for measuring and calculating electrical parameters from multiple power circuits.
The monitoring of electrical power is important to ensure that this energy resource is effectively generated, distributed and utilized. Utilities need to measure power coming out of a generation station or going into a power station. In addition, to minimize power transmission losses, it is important to minimize the phase relationship between the current and voltage waveforms of the power being transmitted. In industrial control applications, it is important to be able to continuously monitor the current and phase of the power into a machine which may vary with the machine load.
Traditional systems for monitoring power circuits require the installation of individual measuring devices to measure a specific power system parameter; for example, Watts, Vars, Amps, or Volts. These devices typically comprise discrete analog transducers which convert AC voltage and current signals from a power system into DC output signals proportional to the true power on the system. For example, typical utility revenue kilowatt hour meters measure power in an analog fashion. Where a data acquisition system must measure numerous circuits, requiring separate measuring devices for each circuit can add greatly to the overall cost of the system. Also, where a number of circuits are being remotely monitored for computer processing and display, the individual devices must be connected to a data acquisition device and suitably processed to interface with the computer. Further, multiple measuring devices greatly increase the overall error of the system.
Accordingly, it is a principle objective of the present invention to provide a simplified system for measuring various parameters in multiple power circuits to reduce the cost of purchasing, installing and maintaining the system.
More specifically, it is an objective of the present invention to provide a system in which a single measuring device measures the fundamental parameters in a power system so that subsequent derived parameters can be computed in a controller data processing computer, thereby eliminating the necessity of multiple measuring devices.
It is another objective of the present invention to provide a power analyzer which reduces the cost of maintenance of the overall system.
It is an additional objective of the present invention to provide a power analyzer which has very high precision through self calibration and a non-synchronous measurement technique.
It is still another objective of the present invention to provide a microprocessor controlled power analyzer that can continuously and rapidly monitor a plurality of circuits. To achieve these foregoing objectives, the present invention provides a high speed power analyzer which utilizes voltage and current input devices, such as transformers, for transmitting signals proportional to the voltage and current levels in the circuits being measured. The signals are transmitted to a multiplexer and the output of the multiplexer is coupled to an analog to digital (A to D) converter for converting the voltage and current signals into a digital representation of same. A digital processor circuit is coupled to the multiplexer for selecting which inputs are coupled to the multiplexer outputs. The processor circuit also is coupled to the A to D converter to receive the digital voltage and current signals. The processor circuit continuously samples and stores the voltage and current signals at regular intervals of time and also calculates and stores a plurality of electrical variables related to the power used by the circuits. For example, these electrical variables may include frequency, RMS volts, RMS amps, and the phase angular relationship between the voltage and the currents in the system.
In one form of the present invention, the system includes a host computer coupled to the digital processor circuit for performing additional calculations on the electrical variables to thereby derive electrical parameters relating to the performance of the power circuits. These parameters may include Watts, Watt-hours, Vars, Power Factor, etc. Another feature of the present invention, is that the software of the processor circuit performs continuous functions such as calibration, drift and offset compensation and zero cross detection. In addition, the system samples the input devices rapidly and continuously in a manner which is not synchronized to the power waveforms being sampled. Specifically, in one form of the present invention, the system samples five channels at a rate of 1199 times each second.
Additional advantages and features of the present invention will become apparent from a reading of the detailed description of the preferred embodiment which makes reference to the following set of drawings.
BRIEF DESCRIPTION OF THE DRAWINGS Figure 1 is a diagram of the overall power analyzer system in accordance with the present invention. Figure 2 is a block diagram of the major components of the sine board computer shown in Figure 1.
Figure 3A-3B provide an illustration of representative sine waves showing the measurement techniques in accordance with the present invention.
Figures 4A-4E comprise flowcharts for the processing performed by the sine board computer in accordance with the present invention.
Figures 5A-5D comprise flowcharts the processing of the host computer in accordance with the present invention.
Figures 6A-6F comprise schematic diagrams for the circuits contained in the sine board computer shown in Figure 1.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Referring to Figure 1, a block diagram of a high speed power analyzer system 10 according to the present invention is shown. The power analyzer system 10 utilizes a voltage transformer 12 and a current transformer 14 for sensing voltage and current at the input of a power bus 16 at one phase of a power substation. It will be appreciated that in general there will be three phases in each power substation, however, for simplicity only one phase is shown. Additional current transformers 18, 20 and 22 sense the current flowing through circuits 24, 26 and 28 respectively which each lead to final load devices (not shown). Conventional circuit breakers 30, 32, 34 and 36 are employed for circuit protection. Sinusoidally varying signals from the potential transformer 12 and the current transformers 14, 18, 20 and 22, are transmitced along the input bus 38 to the five input channels 40 of a field or host computer 42. The host computer 42 comprises generally a host processor which communicates with at least one sine board computer 44 and other input/output devices.
It will be appreciated that a passive resistor divider circuit (not shown) is preferably connected to the potential transformer 12. Thus, the signal reaching the field computer 42 is a reduced signal proportional to the bus 16 voltage. That is, V sensed = K X V bus; where K is proportional to the resistance of the resistor divider circuit. In addition, a shunt resistor (not shown) is installed with the current transformers 14, 18, 20, 22. The shunt is selected to develop 0.707 VRMS at a 6 Amps current transformer loop current. Again, the voltage measured across the shunt resistor is proportional to the current flowing in the current transformer loop. That is, V sensed = K2 X V shunt; where K2 is proportional to the resistance of the shunt resistor. Also, V shunt = R shunt X I current transformer loop.
In general, the sine board computer 44 samples the voltage input and each current input to compute the RMS voltage and RMS currents. Next, the sine board computer 44 measures the phase relationship between the voltage and each of the currents. The sine board computer 44 samples each input channel 1199 times each second and determines all zero crossing points for each input signal. The precise time base of a microprocessor in the sine board computer 44 is used to measure the time difference between zero crossings to calculate the phase relationships. This information is then transmitted to the field computer 42 where it is transmitted along bus 46 to a communication network 48 that is coupled to a central control computer 50. Referring now to Figure 2, the sine board computer 44 is shown in more detail. The potential transformer 12 and one of the current transformers 14 is depicted, each having plus and minus inputs 52 and 54 entering the sine board computer 44 where they are coupled to a multiplex device 56. While only one current transformer 44 is shown in Figure 2 for simplicity, it will be appreciated that the other current transformers 18, 20 and 22 are likewise connected to the multiplexer 56 inputs. Multiplexer 56 may comprise, for example, a type 507A multiplex circuit manufactured by Harris Corp. A microprocessor 58, such as an 80C31, manufactured by Intel Corp. , with its associated circuitry is coupled to the multiplexer 56 along line 60 for permitting the microprocessor 58 to select which of the inputs to the multiplexer 56 are directed to the multiplexer output lines 62 and 64. Under control of the microprocessor 58, the signal from either the potential transformer 12 or any of the current transformers 14, 18, 20 and 22 may be directed to the multiplex output lines 62 and 64. The multiplex output 62, 64 is directed to a differential amplifier circuit 66 which takes the difference between the multiplex outputs 62 and 64, amplifies this difference signal by ten and transmits it along output line 68. An A to D converter 70, which may be, for example, an AD578 manufactured by Analog Devices Inc. , accepts the amplified difference signal along line 68 as its input and converts this sinusoidally varying analog signal to a 12 bit digital signal. The digitized 12 bit signal is then transmitted along bus 72 to the microprocessor 58. The microprocessor 58 is also connected to the A to D converter 70 through its associated circuitry 74 (shown in Fig. 6D) , which provides a command to convert (CTC) line 76 which is used to initiate the conversion sequence after settling. Referring now to Figures 4A-4E, the primary software processing steps of the sine board 44 are depicted. Figure 4A is a flowchart of the sine board 44 main loop as performed by the microprocessor 58. In particular, sine board main loop 78 initially resets and reconfigures the hardware as required in step 80. In addition, in step 80 the microprocessor 58 will read/write test all memory. Finally, in step 80 the data read interrupt is enabled. The data read interrupt is the means by which the microprocessor 58 samples data from the potential transformer 12 and current transformers 14, 18, 20 and 22. This sampling occurs 1199 times per second (i.e., at fixed 834 microsecond intervals) for each of the five input channels 40. That is, the data read interrupt takes a total of 1199 X 5 samples per second. Further details of the data read interrupt will be discussed below in connection with Figure 4B. The sine board process 78 also determines whether there has been a host data request in decision diamond 82. In other words, between interrupts the processor checks to see if the host computer 42 has requested a data update. Such requests will generally occur once per second and are described in more detail below in connection with Figure 5A.
If there is a host data request, the processor proceeds to step 84 where the data in a transmit buffer is sent to the host 42. Also a "calibration read" flag is set. The process then proceeds along line 86 back to decision diamond 82. If there is no host data request, the process then proceeds to decision diamond 88 where it is determined whether there is data to be processed. Thus, when an interrupt has been performed and data has been read, there will be data from one or more samples to be processed, in which case the data process sub-routine 90 will process the data read during the interrupt. The data processing sub-routine will be described below in connection with 4C. If decision diamond 88 determines that there is no data to be processed, the process proceeds along line 86 back to decision diamond 82. It will be appreciated that the data processing sub-routine 90 will be performed once per data read interrupt.
Referring now to Figure 4B, a flowchart of the data read interrupt 92 is shown. Initially in step 94, the next interrupt is scheduled for t + 834 microseconds, where t is the current time, to maintain the accuracy needed for precise phase measurements. It should be noted that this frequency yields a sample rate that is not a multiple of 60 hertz (i.e., 1199 samples/sec. as opposed to 1200 samples/sec.) . Where the sinusoidal inputs to be measured are 60 hertz, it is an advantage of the present invention to sample at a different frequency rate. This is because if the sample rate was synchronous with the power waveform, the same points along the waveform would be measured from cycle to cycle. Consequently, spikes in the signal would be measured each time. In accordance with the present invention, the non-synchronous sampling rate causes the sampling to move across the wave form from cycle to cycle so that artifacts, such as spikes, are not measured each time. Step 94 then sets a "data to be processed" flag. This flag is then detected after the interrupt is complete, in decision diamond 88, shown in Figure 4A. Next, step 96 will read and store the data presently in channels 1-5 40. This data may be stored in a raw read buffer in the associated memory of microprocessor 58, where it will be available for the data process routine 90. In this regard, it should be noted that data for a full cycle is stored (i.e., no data is thrown away) in this buffer. After a full cycle of data has been accumulated, it is sent to another buffer of the memory to permit averaging with a larger set of data. As discussed above, this data will be transmitted to the microprocessor 58 along bus 72 from the A to D converter 70. Next, the process determines if the "calibration read" flag has been set. That is, in step 84 shown in Figure 4A the calibration read flag will be set after each host data request (e.g., once/second) . If the calibration read flag is not set, decision diamond 98 proceeds back to the interrupt return 100 which directs the processing back to step 82 in Figure 4A. If the calibration read flag has been set, step 102 is performed to clear the calibration read flag, read/store the precision voltage reference, and read/store the ground reference. In particular, the voltage reference signal on line 208 and the ground reference signal on line 209 are provided to the multiplexer 56 as shown in Figure 6A in order to provide the data necessary for compensation/calibration of the multiplexer 56 and amplifier 66 due to environmental changes. The voltage and ground reference data are used during the data processing sub-routine 90 to be discussed presently. The process then returns to the main loop 78.
Referring now to Figure 4C the data processing sub-routine 90 for one of the five channels begins with step 104, which initially indexes a data number by an increment of one over the previous data point that was read in the previous interrupt. Next, step 104 takes the absolute value of the data. Then, the DC offset (value of ground reference) is subtracted from the absolute value of each data point. This value is then added to the RMS sum. The RMS sum will be used to calculate average RMS, as discussed below in connection with Figure 5B. Next, the process proceeds to the "detect" zero cross sub-routine 106, discussed below in connection with 4D. If a zero cross is not detected in sub-routine 106, decision diamond 108 will return along line 110 to the sine board main loop line 86 shown in Figure 4A. If, on the other hand, decision diamond 108 determines that a zero cross has been detected, step 112 will index a number of waves of data associated with that sine wave by one, and proceed to the "calculate zero cross" sub-routine 114, shown in Figure 4E. The number of the wave will be used in the frequency calculation, discussed below in connection with Figure 5C. It should be noted that step 112 also updates the transmit sum buffer with the addition of another wave number, and the wave buffer is reset to zero. This is because the sine board computer 44 only sends completed wave information to the field computer 42. The sine board computer holds the data for incomplete waves until the next time data is requested-by the field computer 42.
Decision diamond 116 next determines if the present channel is a voltage channel by the fact that it is the number one channel used in this application. If it is, step 118 calculates a period summation equal to the previous period sum plus the zero cross time difference (Diff.). "Diff" is calculated in the "calculate zero cross" sub-routine 114, as the time of the current zero cross, minus the time of the previous zero cross point. If decision diamond 116 determines that the present channel is not a voltage channel, then step 120 is performed which adds the "Diff" value to the phase angle PHI. The phase angle PHI is equal to the time between the zero cross of the current and the zero cross of the most recent voltage signal. After step 120, the data processing sub-routine 90 proceeds back to the sine board main loop 78.
The detect zero cross sub-routine 106 is described in more detail on Figure 4D. Initially, step 122 gets the present data's sign and the present channel's status. In general, the detect zero cross sub-routine 106 waits for a case when two positive data points have followed two negative data points. This condition will set the "cross detected" flag. In more detail, step 124 determines if the present data is positive. If it is, the number of negative data values ("Num Neg") is set to zero in step 126. If the data is negative, step 128 will set the number of positive data points ("Num Pos") to zero. Next, decision diamond 130 checks to see if the "got 2 neg" flag is set. This will have occurred through a previous iteration through the steps to be described below. If the "got 2 neg" flag is not set, step 132 will index the number of negative points ("Num Neg") by one, and step 134 will determine if the number of negative points is equal to two. If it is, step 136 will set the "got 2 neg" flag, and the detect zero cross sub-routine will return to the data processing routine 90 described or shown on Figure 4C. Likewise, if step 130 determines that the "got 2 neg" flag was set, or if step 134 determines that the number of negative data points was not equal to 2, the process would return back to the data processing sub-routine 90.
Where the decision diamond 124 determines that the data was positive, after step 126 sets the num neg to zero, decision diamond 138 will determine if the "got 2 neg" flag has been set by a previous iteration of step 136. If not, the process returns to the data processing sub- routine 90. If it has been set, step 140 will index the number of positive data points by one and step 142 will determine if this number is two. If it is not, step 142 will direct the process back to the data processing sub- routine 90. If the number is two, on the other hand step 144 will set the "cross detected" flag indicating that two positive data points have followed two negative data points.
The calculate zero cross sub-routine 114 is shown on Figure 4E. In general, this sub-routine uses a straight line approximation Y = Mx + B between the pair of data points that straddle the zero line to approximate the cross over point for the sine wave. This process is illustrated in Figure 3A where the sine wave 146 is shown divided up by vertical lines intersecting the sine wave 146 at data points 148 which are taken every 834 micro seconds. The zero cross point is found as shown in Figure 3B by drawing a straight line 150 between a pair of data points that straddle the zero line. The point at which line 150 crosses the zero line 152 is the approximate zero cross point. While Figure 3B illustrates zero crossing detection on the positive to negative transition, it will be apparent from the description below that the detection may also take place in the negative to positive transition. Referring again to Figure 4E, the calculate zero cross sub-routine 114 begins with step 154 to initially find the straddling data points; that is, the negative voltage and the positive voltage on either side of the zero crossing point. This may be, for example, point 156 and 158 shown on Figure 3B. Next, step 154 determines the time of the negative and positive points shown at 160 and 162, respectively, on Figure 3B. Next, step 154 gets the known time difference between point 162 and 160, or delta t. Next, in step 163 the voltage of the negative point 158 is divided by the voltage of the negative point plus the voltage of the positive point 156 to calculate the slope. The zero cross is then set to be equal to the time of the negative point 162 plus the zero point crossing time plus a percentage of the delta t that has occurred. Next, step 163 calculates the difference between the zero cross just calculated and the previous voltage zero cross. The calculate zero cross sub-routine then proceeds back to the data process sub-routine 90 where the difference (Diff) is used in subsequent steps 118 and 120.
The data finishing functions are performed by the field computer 42. A flowchart of the data finishing process 164 is shown in Figure 5A. Initially, in step 166 the host processor requests and receives the data received and processed in the steps discussed above in connection with Figures 4A-4e from the sine board computer 44. Step 166 is preferably performed once per second, and corresponds to a host data request step 82 in Figure 4A. Next, an RMS calibration and calculation sub-routine 168 is performed. Then, a frequency calculation sub-routine 170 and a phase angle compensation calculation sub-routine 172 have performed. Finally, step 174 stores the RMS, frequency and phase angle data.
In more detail, the RMS calibration and calculation sub-routine 168 for each of the five channels is shown on Figure 5B. In general the RMS calibration and calculation sub-routine 168 calibrates the RMS sum by multiplication with a gain calibration ratio, which is a calibration for any analog/gain error associated with the multiplexer and amplifier circuits. If the analog/gain error is more than 10 percent, then a calibration error is reported by the host computer 42 and the sine board computer 44 waits for a reset signal from the host computer 42 to continue operations. Thus, in this embodiment, the host computer 42 is programmed to see whether the reference voltage signal being read is within plus or minus 10 percent of its known value. If the reference voltage is within tolerance, then the RMS answers are adjusted to compensate for the error characterized by the calibration ratio in step 176. In particular, step 176 first determines the calibration ratio as the voltage reference divided by the voltage reference read minus the ground reference read. Next, step 176 multiplies the calibration ratio by the RMS sum which was determined above in step 104 for each of the voltage and current signals being sampled. This yields the calibrated RMS sum. Next, step 178 calculates an RMS constant which is pi divided by the square root of 8 and the calibrated average RMS is then determined by multiplying the calibrated sum by the RMS constant divided by the total number of samples. Sub¬ routine 168 then returns to the host data finishing process 164 which proceeds to the frequency calculation sub-routine 170 shown on Figure 5C.
The frequency calculation sub-routine 170 calculates the average frequency by inverting the period sum divided by the total number of voltage waves received. That is, step 180 divides the total number of waves received by the period sum to determine the frequency. It will be appreciated that the period sum was determined in step 118 in the flowchart on Figure 4C and the number of waves was determined in step 112 on Figure 4C. Next, the frequency calculation sub-routine 170 proceeds back to the data finishing process 164 which directs the process to the phase angle compensation and calculation sub-routine 172 shown on Figure 5D for each of the four current channels. This sub-routine is used to convert the time domain phase information received from the sine board computer 44 into phase angle degrees. In this regard, the sub-routine calculates a compensated PHI sum by addition with the time between channel reads constant. This provides compensation for the fact that the channels are sampled at deterministically different times. In particular, step 182 defines the channel diff constant as the time between the channel two read minus the time between the channel one read. Next, step 184 calculates the PHI sum as the PHI sum (calculated in step 120) plus the channel diff constant times j where j is defined as the channel number minus one. Thus, it should be appreciated that j indexes from one to four as the program advances through the current signal channels. Next, step 184 calculates the PHI divisor as the period sum (found in step 118) multiplied by the number of waves divided by k, where k is proportional to the full scale of the A to D converter and the full scale of finished values of the parameters being monitored. The period is needed at this juncture, because the invention may be employed with power systems using different frequencies (e.g., 50 or 60 hertz). Next, step 186 determines the average phase angle as the compensated PHI sum divided by the PHI divisor. Sub-routine 172 then proceeds back to the host data finishing process and the RMS, frequency and phi data are stored in step 174. These stored parameters are then available to a central control computer 50, shown in Figure 1, by means of bus 46, in communication with the communication network 48. It will be appreciated that from these fundamental parameters (RMS volts/amps frequency and phase data) the central control computer 50 can derive useful system parameters such as watts, watt-hours, VARS, power factor, etc.
Referring now to Figures 6A-6F, a schematic view of a preferred embodiment of the sine board computer 44 is shown. The channel one inputs 188 and 190 comprise the negative and positive inputs from the potential transformer 12 respectively. Likewise the channel 2, 3, 4 and 5 inputs comprise the negative 191, 194, 198, 202, and positive 192, 196, 198, 200, 204 inputs from the four current transformers 14, 18, 20 and 22. Each input channel includes a pair of resistors 203 and 205 and a capacitor 206 which together serve to filter out noise and resist surges of the incoming analog input signals. The channel 1-5 inputs are fed to the input lines in the multiplex device 56, which is provided with a .909 voltage reference 208, plus and minus 15 volt supply 210 and 212, respectively, while the ground pin as well as pins 6a, 7a, 8a, 6b, 7b, 8b are grounded. Address lines 60 as well as mux enable line 214 are supplied from latch 216 shown on Figure 6D. Latch 216 may be a 74HC374, which is coupled to the micro processor 58 shown on Figure 6C for controlling the multiplex device 56. The multiplex device 56 provides two outputs 218 and 220, comprising the plus and minus signals respectively. Output signals 218 and 220 are fed to a differential amplifier circuit 66. It will be appreciated that differential amplifier circuit 66 takes a difference between the voltages on lines 218 and 220, amplifies this difference by ten, and transmits this amplified difference as a single sinusoidally varying voltage level to line 68 which is then fed to the A to D converter 70 input. The 12 bit digital output of A to D converter 70 is transmitted along bus 72 to the microprocessor 58 inputs. The microprocessor circuit controls the A to D converter by means of the CTC line 76 shown in Figure 6A and 6D. Figure 6B shows the memory and I/O controller PLD which decodes and provides strobe signals as well as memory circuits 222, 224, 226 used for program memory. Figure 6C illustrates the memory address latch 226 and Figure 6D shows the memory and I/O controller 228 for controlling interaction between the microprocessor 58 and the program memory as well as A to D converter by means of the CTC command signal. Figure 6B shows the power supply 230. Figure 6E shows a diagnostic light emitting diode 232 which is tied to the reset line driven by the field computer to indicate whether the sine board computer 44 is functioning properly. Figure 6F shows the connector 254 for transmitting data to the field computer 42. It will be appreciated that the high speed power analyzer system 10 described above provides a rapid measurement of power circuit parameters that is independent of frequency and voltage. It also provides uninterrupted continuous sampling of five input channels at 1199 hertz at each channel and automatically performs calibration, and compensation continuously. The various embodiments which have been set forth above were for the purpose of illustration and were not intended to limit the invention. It will be appreciated by those skilled in the art that various changes and modifications may be made to these embodiments described in this specification without departing from the spirit and scope of the invention as defined by the appended claims.

Claims

CLAIMS 1. A high speed power analyzer for measuring electrical parameters in an alternating waveform power system, comprising: input means for receiving a plurality of analog input signals which represent electrical parameters of the power system, where at least one of said analog input signals represents a voltage signal and another of said analog input signals represents a current signal; multiplexer means connected to said input means for sampling each of said analog input signals by individually transmitting selected ones of said analog input signals; converter means, connected to said multiplexer means, for converting sampled analog input signals received from said multiplexer means into a digital representation of said analog input signals; and processor circuit means, coupled to said multiplexer means and said converter means, for controlling the sampling of said analog input signals by said multiplexer means in accordance with a predetermined sampling schedule which is nonsynchronous with the waveform of said power system, and for processing said digital representations of said analog input signals received from said converter means to produce a plurality of output signals which are indicative of predetermined electrical variables related to the power being used in said power system.
2. The invention according to Claim 1, wherein said analog input signals vary sinusoidally at a given frequency, and said analog input signals include at least one voltage signal and a plurality of current signals.
3. The invention according to Claim 2, wherein said predetermined sampling schedule requires that each of said analog input signals be sampled over 1000 times per second.
4. The invention according to Claim 3, wherein the sampling frequency of said predetermined sampling schedule is not a multiple of the given frequency of said analog input signals.
5. The invention according to Claim 1, wherein said predetermined variables include the phase difference between said voltage and current signals, the frequency of said voltage signal, and the RMS values of each of said analog input signals.
6. A high speed power analyzer for measuring electrical parameters in an alternating waveform power system, comprising: input means for receiving a plurality of analog input signals, which represent electrical parameters of the power system, where at least one of said analog input signals represents a voltage signal and another of said analog input signals represents a current signal; multiplexer means connected to said input means for sampling each of said analog input signals by individually transmitting selected ones of said analog input signals; converter means, connected to said multiplexer means, for converting sampled analog input signals received from said multiplexer means into a digital representation of said analog input signals; and processor circuit means, coupled to said multiplexer means and said converter means, for controlling the sampling of said analog input signals by said multiplexer means in accordance with a predetermined sampling schedule, and for processing said digital representations of said analog input signals received from said converter means to produce a plurality of output signals which are indicative of predetermined electrical variables related to the power being used in said power system, said processor circuit means including means for determining a zero crossing time in the waveform of at least two of said analog input signals by first detecting that a predetermined number of sampled data points of one numeric sign for an analog input signal have followed a predetermined number of sampled data points of the opposite numeric sign for said analog input signal, and then determining said zero crossing time from a linear extrapolation between the two sampled data points closest to the zero crossing of said analog input signal.
7. The invention according to Claim 6, wherein said one numeric sign is positive and said other numeric sign is negative.
8. The invention according to Claim 6, wherein said predetermined number of sampled data points for both of said numeric signs is two.
9. A high speed power analyzer for measuring electrical parameters in an alternating waveform power system, comprising: input means for receiving a plurality of reference signals and a plurality of analog input signals which represent electrical parameters of the power system, where at least one of said analog input signals represents a voltage signal and another of said analog input signals represents a current signal; multiplexer means connected to said input means for sampling each of said analog input signals by individually transmitting selected ones of said analog input signals; amplifier means, connected to said multiplexer means, for amplifying the magnitude of sampled analog input signals received from said multiplexer means; converter means, connected to said amplifier means, for converting sampled analog input signals received from said amplifier means into a digital representation of said analog input signals; and processor circuit means, coupled to said multiplexer means and said converter means, for controlling the sampling of said reference signals and said analog input signals by said multiplexer means in accordance with a predetermined sampling schedule, and for processing said digital representation of said analog input signals received from said converter means to produce a plurality of output signals which are indicative of predetermined electrical variables related to the power being used in said power system, said processor circuit means including means for calibrating the conversion coefficients of said converter means by sampling said reference signals in accordance with said predetermined sampling schedule, adjusting said conversion coefficients when said adjustments are within a predetermined limit, and generating an error signal when said adjustments exceed said predetermined limit.
10. The invention according to Claim 9, wherein said reference signals are sampled at least once per second.
11. The invention according to Claim 6, wherein said predetermined sampling schedule is nonsynchronous with the waveform of said power system.
12. The invention according to Claim 9, wherein said predetermined sampling schedule is nonsynchronous with the waveform of said power system.
13. The invention according to Claim 12 wherein said processor circuit means includes means for determining a zero crossing time in the waveform of at least two of said analog input signals by first detecting that a predetermined number of sampled data points of one numeric sign for an analog input signal have followed a predetermined number of sampled data points of the opposite numeric sign for said analog input signal, and then determining said zero crossing time from a linear extrapolation between the two sampled data points closest to the zero crossing of said analog input signal.
14. The invention according to Claim 9, wherein said processor circuit means includes means for determining a zero crossing time in the waveform of at least two of said analog input signals by first detecting that a predetermined number of sampled data points of one numeric sign for an analog input signal have followed a predetermined number of sampled data points of the opposite numeric sign for said analog input signal, and then determining said zero crossing time from a linear extrapolation between the two sampled data points closest to the zero crossing of said analog input signal.
15. The invention according to Claim 10, wherein said predetermined sampling schedule requires that each of said analog input signals be sampled over 1000 times per second.
16. The invention according to Claim 1, wherein said processor circuit means includes means for compensating for the difference between the times that said analog input signals are sampled.
17. The invention according to Claim 6, wherein said processor circuit means includes means for compensating for the difference between the times that said analog input signals are sampled.
18. The invention according to Claim 9, wherein said processor circuit means includes means for compensating for the difference between the times that said analog input signals are sampled.
19. A method of measuring electrical parameters in an alternating waveform power system, comprising the steps of: receiving a plurality of analog input signals which represent electrical parameters of the power system, where at least one of said analog input signals represents a voltage signal and another of said analog input signals represents a current signal; sampling each of said analog input signals in accordance with a predetermined sampling schedule which is nonsynchronous with the waveform of said power system; converting said sampled analog input signals into a digital representation of said analog input signals; and producing a plurality of output signals which are indicative of predetermined electrical variables related to the power being used in said power system.
20. The invention according to Claim 19, further including the step of determining a zero crossing time in the waveform of at least two of said analog input signals.
21. The invention according to Claim 20, wherein said zero crossing time is determined by first detecting that a predetermined number of sampled data points of one numeric sign for an analog input signal have followed a predetermined number of sampled data points of the opposite numeric sign for said analog input signal, and then performing a linear extrapolation between the two sampled data points closest to the zero crossing of said analog input signal.
22. The invention according to Claim 19, further including the steps of periodically sampling a plurality of reference signals, calibrating the coefficients used during said analog to digital conversion step from the measurement of said reference signals, adjusting said conversion coefficients when said adjustments are within a predetermined limit, and generating an error signal when said adjustments exceed said predetermined limit.
23. The invention according to Claim 19, further including the steps of sampling said analog input signals at different times, and compensating for the difference in times that said analog signals are sampled.
24. The invention according to Claim 19, wherein said predetermined variables include the phase difference between said voltage and current signals, the frequency of said voltage, and the RMS values of each of said analog input signals.
25. A method of measuring electrical parameters in an alternating waveform power system, comprising the steps of: receiving a plurality of analog input signals which represent electrical parameters of the power system, where at least one of said analog input signals represents a voltage signal and another of said analog input signals represents a current signal; sampling each of said analog input signals in accordance with a predetermined sampling schedule, said analog input signals being sampled at different times; converting said sampled analog input signals into a digital representation of said analog input signals; compensating for the difference in times that said analog signals are sampled; and producing a plurality of output signals which are indicative of predetermined electrical variables related to the power being used in said power system.
26. The invention according to Claim 25, wherein said predetermined variables include the phase difference between said voltage and current signals, the frequency of said voltage, and the RMS values of each of said analog input signals.
27. A method of measuring electrical parameters in an alternating waveform power system, comprising the steps of: receiving a plurality of analog input signals which represent electrical parameters of the power system, where at least one of said analog input signals represents a voltage signal and another of said analog input signals represents a current signal; sampling each of said analog input signals in accordance with a predetermined sampling schedule; converting said sampled analog input signals into a digital representation of said analog input signals; determining a zero crossing time in the waveform of at least two of said analog input signals by first detecting that a predetermined number of sampled data points of one numeric sign for an analog input signal have followed a predetermined number of sampled data points of the opposite numeric sign for said analog input signal, and then performing a linear extrapolation between the two sampled data points closest to the zero crossing of said analog input signal; and producing a plurality of output signals which are indicative of predetermined electrical variables related to the power being used in said power system.
28. The invention according to Claim 27, wherein said predetermined variables include the phase difference between said voltage and current signals, the frequency of said voltage, and the RMS values of each of said analog input signals.
29. A method of measuring electrical parameters in an alternating waveform power system, comprising the steps of: receiving a plurality of analog input signals which represent electrical parameters of the power system, where at least one of said analog input signals represents a voltage signal and another of said analog input signals represents a current signal; sampling each of said analog input signals in accordance with a predetermined sampling schedule; converting said sampled analog input signals into a digital representation of said analog input signals; periodically sampling a plurality of reference signals, calibrating the coefficients used during said analog to digital conversion step from the measurement of said reference signals, adjusting said conversion coefficients when said adjustments are within a predetermined limit, and generating an error signal when said adjustments exceed said predetermined limit; and producing a plurality of output signals which are indicative of predetermined electrical variables related to the power being used in said power system.
30. The invention according to Claim 29, wherein said predetermined variables include the phase difference between said voltage and current signals, the frequency of said voltage, and the RMS values of each of said analog input signals.
PCT/US1992/006439 1991-12-13 1992-08-03 High speed power analyzer WO1994003818A1 (en)

Priority Applications (7)

Application Number Priority Date Filing Date Title
KR1019950700460A KR100251852B1 (en) 1991-12-13 1992-08-03 Measuring method for high speed power analyzer and its electric parameter
JP5514377A JPH07509051A (en) 1991-12-13 1992-08-03 High-speed power analysis device
EP92917728A EP0653070B1 (en) 1991-12-13 1992-08-03 High speed power analyzer
DE69223998T DE69223998T2 (en) 1991-12-13 1992-08-03 High speed performance analyzer
AU24441/92A AU2444192A (en) 1991-12-13 1992-08-03 High speed power analyzer
CA002139575A CA2139575C (en) 1991-12-13 1992-08-03 High speed power analyzer
US08/362,471 US5606510A (en) 1991-12-13 1992-08-03 High speed power analyzer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/809,021 US5151866A (en) 1990-03-30 1991-12-13 High speed power analyzer

Publications (1)

Publication Number Publication Date
WO1994003818A1 true WO1994003818A1 (en) 1994-02-17

Family

ID=25200360

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1992/006439 WO1994003818A1 (en) 1991-12-13 1992-08-03 High speed power analyzer

Country Status (10)

Country Link
US (2) US5151866A (en)
EP (1) EP0653070B1 (en)
JP (1) JPH07509051A (en)
KR (1) KR100251852B1 (en)
AT (1) ATE161969T1 (en)
AU (1) AU2444192A (en)
CA (1) CA2139575C (en)
DE (1) DE69223998T2 (en)
ES (1) ES2110512T3 (en)
WO (1) WO1994003818A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0901019A2 (en) * 1997-08-25 1999-03-10 Electrowatt Technology Innovation AG Electricity meter for measuring physical variables, which are parameters or functions of the voltages and/or currents measured by the electricity meter
WO1999012047A1 (en) * 1997-09-01 1999-03-11 Siemens Aktiengesellschaft Measuring system for measuring the power and/or the power factor at at least one measuring point in an alternating voltage network
FR2775104A1 (en) * 1998-02-18 1999-08-20 Socomec Sa Procedure and device for measurement and regulating electrical parameters of an industrial low tension AC electrical installation
EP1096261A2 (en) * 1999-10-30 2001-05-02 DaimlerChrysler AG Method of measuring currents in a multiple current distributor
US6660851B1 (en) 1999-08-19 2003-12-09 Japan Tobacco Inc. DNA fragment elevating gene expression dose

Families Citing this family (91)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151866A (en) * 1990-03-30 1992-09-29 The Dow Chemical Company High speed power analyzer
US5603112A (en) * 1991-04-26 1997-02-11 Motorola, Inc. Received signal strength indicator utilizing approximation factors and the I and Q signal components
US5537029A (en) * 1992-02-21 1996-07-16 Abb Power T&D Company Inc. Method and apparatus for electronic meter testing
JP3080207B2 (en) * 1993-01-06 2000-08-21 三菱電機株式会社 Electronic watt-hour meter
US5406495A (en) * 1993-02-01 1995-04-11 Systems Analysis And Integration, Inc. Substation load distribution monitor system
US5574654A (en) * 1994-02-24 1996-11-12 Dranetz Technologies, Inc. Electrical parameter analyzer
US5446682A (en) * 1994-03-21 1995-08-29 Square D Company System for calibrating a line isolation monitor
US5801952A (en) * 1994-05-19 1998-09-01 Reliable Power Meters, Inc. Apparatus and method for power disturbance analysis and storage of unique impulses
US5576618A (en) * 1994-10-20 1996-11-19 Abb Power T&D Company, Inc. Process and apparatus for comparing in real time phase differences between phasors
US5736847A (en) 1994-12-30 1998-04-07 Cd Power Measurement Limited Power meter for determining parameters of muliphase power lines
US6694270B2 (en) * 1994-12-30 2004-02-17 Power Measurement Ltd. Phasor transducer apparatus and system for protection, control, and management of electricity distribution systems
US5650936A (en) * 1994-12-30 1997-07-22 Cd Power Measurement Limited Power monitor apparatus and method with object oriented structure
CN1179212C (en) 1996-10-22 2004-12-08 Abb公司 Energy meter with power quality monitoring and diagnostic system
US6396839B1 (en) 1997-02-12 2002-05-28 Abb Automation Inc. Remote access to electronic meters using a TCP/IP protocol suite
US7046682B2 (en) 1997-02-12 2006-05-16 Elster Electricity, Llc. Network-enabled, extensible metering system
CA2247572A1 (en) * 1997-11-10 1999-05-10 Fluke Corporation Rms converter for obtaining fast rms measurements
US6748451B2 (en) 1998-05-26 2004-06-08 Dow Global Technologies Inc. Distributed computing environment using real-time scheduling logic and time deterministic architecture
US6700902B1 (en) 1998-10-19 2004-03-02 Elster Electricity, Llc Method and system for improving wireless data packet delivery
US6647301B1 (en) 1999-04-22 2003-11-11 Dow Global Technologies Inc. Process control system with integrated safety control system
DE19936329B4 (en) * 1999-08-02 2008-03-27 Infineon Technologies Ag Method for A / D conversion of analog signals and corresponding A / D converter arrangement
US6798191B1 (en) 1999-08-09 2004-09-28 Power Measurement Ltd. Revenue meter with a graphic user interface being operative to display scalable objects
US6611922B2 (en) 1999-08-09 2003-08-26 Power Measurement, Ltd. Power system time synchronization device and method for sequence of event recording
US6825776B2 (en) * 1999-08-09 2004-11-30 Power Measurement Ltd. External I/O and communications interface for a revenue meter
US6493644B1 (en) 1999-08-09 2002-12-10 Power Measurement Ltd. A-base revenue meter with power quality features
US6397155B1 (en) 1999-08-09 2002-05-28 Power Measurement Ltd. Method and apparatus for automatically controlled gain switching of monitors
US6186842B1 (en) 1999-08-09 2001-02-13 Power Measurement Ltd. Revenue meter bayonet assembly and method of attachment
US6615147B1 (en) 1999-08-09 2003-09-02 Power Measurement Ltd. Revenue meter with power quality features
US6735535B1 (en) * 2000-05-05 2004-05-11 Electro Industries/Gauge Tech. Power meter having an auto-calibration feature and data acquisition capabilities
US6429637B1 (en) 2000-08-04 2002-08-06 Analog Devices, Inc. Electronic power meter with phase and non-linearity compensation
KR100417114B1 (en) * 2002-01-17 2004-02-05 세원텔레텍 주식회사 Apparatus and method to measure high frequency power
US6867707B1 (en) 2002-04-24 2005-03-15 Elster Electricity, Llc Automated on-site meter registration confirmation using a portable, wireless computing device
US7119713B2 (en) 2002-06-27 2006-10-10 Elster Electricity, Llc Dynamic self-configuring metering network
US20040113810A1 (en) 2002-06-28 2004-06-17 Mason Robert T. Data collector for an automated meter reading system
US7076378B1 (en) 2002-11-13 2006-07-11 Current Technologies, Llc Device and method for providing power line characteristics and diagnostics
US7078925B2 (en) * 2003-03-11 2006-07-18 Square D Company Method and apparatus for detecting and correcting wiring errors in power monitoring applications
JP3851617B2 (en) * 2003-05-27 2006-11-29 ファナック株式会社 Motor drive device
US20050083206A1 (en) * 2003-09-05 2005-04-21 Couch Philip R. Remote electrical power monitoring systems and methods
GB2408808B (en) * 2003-12-04 2007-04-18 Actaris Uk Ltd Meter for metering electrical power
US7315162B2 (en) 2004-03-18 2008-01-01 Elster Electricity, Llc Reducing power consumption of electrical meters
US7227350B2 (en) 2004-03-18 2007-06-05 Elster Electricity, Llc Bias technique for electric utility meter
US7239250B2 (en) 2004-04-26 2007-07-03 Elster Electricity, Llc System and method for improved transmission of meter data
US7262709B2 (en) 2004-04-26 2007-08-28 Elster Electricity, Llc System and method for efficient configuration in a fixed network automated meter reading system
US7187906B2 (en) 2004-04-26 2007-03-06 Elster Electricity, Llc Method and system for configurable qualification and registration in a fixed network automated meter reading system
US6975951B1 (en) * 2004-06-10 2005-12-13 Raton Corporation Meter apparatus and method for phase angle compensation employing linear interpolation of digital signals
US7142106B2 (en) 2004-06-15 2006-11-28 Elster Electricity, Llc System and method of visualizing network layout and performance characteristics in a wireless network
US7742430B2 (en) 2004-09-24 2010-06-22 Elster Electricity, Llc System for automated management of spontaneous node migration in a distributed fixed wireless network
US7176807B2 (en) 2004-09-24 2007-02-13 Elster Electricity, Llc System for automatically enforcing a demand reset in a fixed network of electricity meters
US7170425B2 (en) 2004-09-24 2007-01-30 Elster Electricity, Llc System and method for creating multiple operating territories within a meter reading system
US7702594B2 (en) 2004-09-24 2010-04-20 Elster Electricity, Llc System and method for automated configuration of meters
US7583202B2 (en) * 2004-10-19 2009-09-01 Echelon Corporation Method and apparatus for an electric meter
US9080894B2 (en) 2004-10-20 2015-07-14 Electro Industries/Gauge Tech Intelligent electronic device for receiving and sending data at high speeds over a network
US7304586B2 (en) 2004-10-20 2007-12-04 Electro Industries / Gauge Tech On-line web accessed energy meter
US7747733B2 (en) 2004-10-25 2010-06-29 Electro Industries/Gauge Tech Power meter having multiple ethernet ports
US7271996B2 (en) * 2004-12-03 2007-09-18 Electro Industries/Gauge Tech Current inputs interface for an electrical device
US7327998B2 (en) 2004-12-22 2008-02-05 Elster Electricity, Llc System and method of providing a geographic view of nodes in a wireless network
US8190381B2 (en) 2005-01-27 2012-05-29 Electro Industries/Gauge Tech Intelligent electronic device with enhanced power quality monitoring and communications capabilities
US8160824B2 (en) 2005-01-27 2012-04-17 Electro Industries/Gauge Tech Intelligent electronic device with enhanced power quality monitoring and communication capabilities
US8620608B2 (en) 2005-01-27 2013-12-31 Electro Industries/Gauge Tech Intelligent electronic device and method thereof
US7308370B2 (en) 2005-03-22 2007-12-11 Elster Electricity Llc Using a fixed network wireless data collection system to improve utility responsiveness to power outages
US7495578B2 (en) 2005-09-02 2009-02-24 Elster Electricity, Llc Multipurpose interface for an automated meter reading device
US7308369B2 (en) 2005-09-28 2007-12-11 Elster Electricity Llc Ensuring automatic season change demand resets in a mesh type network of telemetry devices
US7427927B2 (en) 2006-02-16 2008-09-23 Elster Electricity, Llc In-home display communicates with a fixed network meter reading system
US7545285B2 (en) 2006-02-16 2009-06-09 Elster Electricity, Llc Load control unit in communication with a fixed network meter reading system
US8073384B2 (en) 2006-12-14 2011-12-06 Elster Electricity, Llc Optimization of redundancy and throughput in an automated meter data collection system using a wireless network
US7920976B2 (en) 2007-03-27 2011-04-05 Electro Industries / Gauge Tech. Averaging in an intelligent electronic device
US20130275066A1 (en) 2007-04-03 2013-10-17 Electro Industries/Gaugetech Digital power metering system
US10845399B2 (en) 2007-04-03 2020-11-24 Electro Industries/Gaugetech System and method for performing data transfers in an intelligent electronic device
US9989618B2 (en) 2007-04-03 2018-06-05 Electro Industries/Gaugetech Intelligent electronic device with constant calibration capabilities for high accuracy measurements
US8320302B2 (en) 2007-04-20 2012-11-27 Elster Electricity, Llc Over the air microcontroller flash memory updates
WO2009082761A1 (en) 2007-12-26 2009-07-02 Elster Electricity, Llc. Optimized data collection in a wireless fixed network metering system
US20090212964A1 (en) * 2008-02-21 2009-08-27 Rodney Hibma Electrical Test Apparatus
US8525692B2 (en) 2008-06-13 2013-09-03 Elster Solutions, Llc Techniques for limiting demand from an electricity meter with an installed relay
US8358085B2 (en) 2009-01-13 2013-01-22 Terralux, Inc. Method and device for remote sensing and control of LED lights
US9326346B2 (en) 2009-01-13 2016-04-26 Terralux, Inc. Method and device for remote sensing and control of LED lights
US8203463B2 (en) 2009-02-13 2012-06-19 Elster Electricity Llc Wakeup and interrogation of meter-reading devices using licensed narrowband and unlicensed wideband radio communication
BR112012011829A2 (en) * 2009-11-17 2018-03-27 Terralux Inc led power supply detection and control
WO2013090904A1 (en) 2011-12-16 2013-06-20 Terralux, Inc. System and methods of applying bleed circuits in led lamps
US9279835B2 (en) * 2012-01-25 2016-03-08 Control4 Corporation Device for detecting a load type
US9265119B2 (en) 2013-06-17 2016-02-16 Terralux, Inc. Systems and methods for providing thermal fold-back to LED lights
US10809287B2 (en) 2013-08-16 2020-10-20 Arcteq Relays Oy Method and system and computer program for measuring alternating-current system quantities
FI124421B (en) 2013-08-16 2014-08-29 Arcteq Relays Oy Procedures and systems for measuring quantities in an AC system
CN105092999B (en) 2014-05-19 2017-12-12 罗克韦尔自动化技术公司 Positioned using the power quality events of multiple instructions
CN105277780A (en) * 2014-06-25 2016-01-27 国家电网公司 Voltage zero-crossing point obtaining method and device
US9541586B2 (en) 2014-11-24 2017-01-10 Rockwell Automation Technologies, Inc. Capture of power quality information at the time a device fails
US9935646B2 (en) 2015-07-17 2018-04-03 Schweitzer Engineering Laboratories, Inc. Systems and methods for identifying a failure in an analog to digital converter
ES2561178B2 (en) * 2015-09-11 2016-07-12 Metro De Madrid, S.A. Method and system for digital data acquisition with power reduction
US9564914B1 (en) * 2016-03-24 2017-02-07 Schweitzer Engineering Laboratories, Inc. Systems and methods for monitoring and compensation of analog to digital converter reference voltages
WO2018146767A1 (en) * 2017-02-09 2018-08-16 理化工業株式会社 Zero-crossing detection device
US9985646B1 (en) 2017-10-18 2018-05-29 Schweitzer Engineering Laboratories, Inc. Analog-to-digital converter verification using quantization noise properties
US10033400B1 (en) 2017-10-18 2018-07-24 Schweitzer Engineering Laboratories, Inc. Analog-to-digital converter verification using quantization noise properties
DE102017127766B3 (en) 2017-11-24 2018-10-18 Beckhoff Automation Gmbh BUS TERMINAL FOR AN AUTOMATION SYSTEM AND METHOD FOR MONITORING A SUPPLY POWER SUPPLY

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE31774E (en) * 1979-02-16 1984-12-18 Leeds & Northrup Company Measuring system
US4672555A (en) * 1984-10-18 1987-06-09 Massachusetts Institute Of Technology Digital ac monitor
EP0243835A1 (en) * 1986-04-29 1987-11-04 Maschinenfabrik Reinhausen Gmbh Measuring arrangement in systems with digital subsystems for registering voltage, current and phase angle
DE3620439A1 (en) * 1986-06-18 1987-12-23 Hanns Rump Apparatus and method for the purpose of acquiring load data from current pick-offs (current collectors, moving contacts) with the aid of a microprocessor having an integrated multifunction display, cos (y) detection and maximum load monitoring, and a residual current device (fault-current protection circuit breaker)
EP0400730A2 (en) * 1989-05-31 1990-12-05 Philips Electronics Uk Limited Zero crossing detector arrangements
WO1991010146A1 (en) * 1989-12-22 1991-07-11 Valtion Teknillinen Tutkimuskeskus Method and apparatus for measuring electric units
EP0462045A1 (en) * 1990-06-14 1991-12-18 Transdata, Inc. Digital power metering
EP0473877A2 (en) * 1990-08-23 1992-03-11 Yokogawa Electric Corporation Sampling type measuring device
US5151866A (en) * 1990-03-30 1992-09-29 The Dow Chemical Company High speed power analyzer

Family Cites Families (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3579105A (en) * 1969-03-03 1971-05-18 Perkin Elmer Corp Digital readout system having an automatic zero-setting circuit
US3633202A (en) * 1969-12-31 1972-01-04 Ibm Self-calibrating analog-to-digital converter
JPS4942713B1 (en) * 1970-11-09 1974-11-16
US3812334A (en) * 1972-06-08 1974-05-21 Bendix Corp High speed measurement system
JPS5228365A (en) * 1975-08-29 1977-03-03 Tokyo Electric Power Co Inc:The Amplitude value calculating appartus
US4034233A (en) * 1976-07-22 1977-07-05 Pacific Technology Power monitoring and regulating circuit and method having an analog input representing power rate and a digital output for controlling the on/off states of a plurality of loads
US4077061A (en) * 1977-03-25 1978-02-28 Westinghouse Electric Corporation Digital processing and calculating AC electric energy metering system
JPS54137649A (en) * 1978-04-18 1979-10-25 Tokyo Electric Power Co Inc:The Digital protective relay device
GB2040051B (en) * 1979-01-11 1982-12-08 South Eastern Elec Board Electroni kolowatthour meter
US4240149A (en) * 1979-02-16 1980-12-16 Leeds & Northrup Company Measuring system
GB2043371B (en) * 1979-02-21 1983-05-25 South Eastern Elec Board Load shedding
US4300182A (en) * 1979-08-09 1981-11-10 Schweitzer Edmund O Iii Metering and protection system for an A.C. power system
JPS571972A (en) * 1980-06-04 1982-01-07 Toshiba Corp Electronic type electric energy meter
JPS57111421A (en) * 1980-12-29 1982-07-10 Fuji Photo Film Co Ltd Measuring device of multielement sensor
US4365302A (en) * 1981-01-14 1982-12-21 Westinghouse Electric Corp. High accuracy AC electric energy metering system
US4388611A (en) * 1981-04-21 1983-06-14 Scientific Columbus, Inc. Electricity billing meter having unique A/D conversion system
US4445183A (en) * 1981-12-23 1984-04-24 Rockwell International Corporation Electrical switch
US4794369A (en) * 1982-02-25 1988-12-27 Scientific Columbus, Inc. Multi-function electricity metering transducer
US4580234A (en) * 1982-08-02 1986-04-01 Nippon Business Consultant Co., Ltd. Measurement system of enhanced reliability
US4492918A (en) * 1982-08-26 1985-01-08 Terra Technology Corp. High voltage power line phase angle and current measuring instrument
US4581705A (en) * 1983-01-28 1986-04-08 Cooper Industries, Inc. Method and machine for metering electric parameters
US4689752A (en) * 1983-04-13 1987-08-25 Niagara Mohawk Power Corporation System and apparatus for monitoring and control of a bulk electric power delivery system
US4709339A (en) * 1983-04-13 1987-11-24 Fernandes Roosevelt A Electrical power line parameter measurement apparatus and systems, including compact, line-mounted modules
US4577279A (en) * 1983-05-31 1986-03-18 Westinghouse Electric Corp. Method and apparatus for providing offset compensation
US4783748A (en) * 1983-12-09 1988-11-08 Quadlogic Controls Corporation Method and apparatus for remote measurement
US4672501A (en) * 1984-06-29 1987-06-09 General Electric Company Circuit breaker and protective relay unit
JPH0828934B2 (en) * 1984-07-31 1996-03-21 株式会社東芝 Protection control device
US4686630A (en) * 1984-09-27 1987-08-11 Process Systems, Inc. Load management control system and method
US4722059A (en) * 1985-04-19 1988-01-26 Westinghouse Electric Corp. Programmed overcurrent protection control apparatus and method of operating the same
CH673714A5 (en) * 1985-05-02 1990-03-30 Zellweger Uster Ag
KR910000118B1 (en) * 1985-11-07 1991-01-21 가부시끼가이샤 도시바 Information data output device for electric power system
US4710703A (en) * 1986-01-15 1987-12-01 Westinghouse Electric Corp. Direction sensing system for an AC power supply and AC motor drive with such direction sensing system
US4713608A (en) * 1986-03-06 1987-12-15 Computer Power Systems Corporation Apparatus for providing cost efficient power measurement
US4839819A (en) * 1986-08-14 1989-06-13 Cte Valeron Corporation Intelligent power monitor
US4947338A (en) * 1986-08-22 1990-08-07 Tektronix, Inc. Signal identification method
US4933869A (en) * 1988-11-18 1990-06-12 Gareis Ronald E Programmable threshold data detection system
US5027285A (en) * 1989-02-28 1991-06-25 Oneac Corporation Power line waveform measurement system
US4980034A (en) * 1989-04-04 1990-12-25 Massachusetts Institute Of Technology High-density, multi-level interconnects, flex circuits, and tape for TAB
US4980634A (en) * 1989-08-15 1990-12-25 Analog Devices, Inc. Electric power measuring system

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE31774E (en) * 1979-02-16 1984-12-18 Leeds & Northrup Company Measuring system
US4672555A (en) * 1984-10-18 1987-06-09 Massachusetts Institute Of Technology Digital ac monitor
EP0243835A1 (en) * 1986-04-29 1987-11-04 Maschinenfabrik Reinhausen Gmbh Measuring arrangement in systems with digital subsystems for registering voltage, current and phase angle
DE3620439A1 (en) * 1986-06-18 1987-12-23 Hanns Rump Apparatus and method for the purpose of acquiring load data from current pick-offs (current collectors, moving contacts) with the aid of a microprocessor having an integrated multifunction display, cos (y) detection and maximum load monitoring, and a residual current device (fault-current protection circuit breaker)
EP0400730A2 (en) * 1989-05-31 1990-12-05 Philips Electronics Uk Limited Zero crossing detector arrangements
WO1991010146A1 (en) * 1989-12-22 1991-07-11 Valtion Teknillinen Tutkimuskeskus Method and apparatus for measuring electric units
US5151866A (en) * 1990-03-30 1992-09-29 The Dow Chemical Company High speed power analyzer
EP0462045A1 (en) * 1990-06-14 1991-12-18 Transdata, Inc. Digital power metering
EP0473877A2 (en) * 1990-08-23 1992-03-11 Yokogawa Electric Corporation Sampling type measuring device

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0901019A2 (en) * 1997-08-25 1999-03-10 Electrowatt Technology Innovation AG Electricity meter for measuring physical variables, which are parameters or functions of the voltages and/or currents measured by the electricity meter
EP0901019A3 (en) * 1997-08-25 1999-05-06 Electrowatt Technology Innovation AG Electricity meter for measuring physical variables, which are parameters or functions of the voltages and/or currents measured by the electricity meter
WO1999012047A1 (en) * 1997-09-01 1999-03-11 Siemens Aktiengesellschaft Measuring system for measuring the power and/or the power factor at at least one measuring point in an alternating voltage network
US6459257B1 (en) 1997-09-01 2002-10-01 Siemens Aktiengesellschaft Measuring system for measuring power and/or power factors at at least one measuring point in an a.c. voltage network
FR2775104A1 (en) * 1998-02-18 1999-08-20 Socomec Sa Procedure and device for measurement and regulating electrical parameters of an industrial low tension AC electrical installation
WO1999042846A1 (en) * 1998-02-18 1999-08-26 Socomec S.A. Method for measuring and controlling electrical parameters in a low voltage industrial alternating current electric installation and equipment for implementing said method
US6660851B1 (en) 1999-08-19 2003-12-09 Japan Tobacco Inc. DNA fragment elevating gene expression dose
EP1096261A2 (en) * 1999-10-30 2001-05-02 DaimlerChrysler AG Method of measuring currents in a multiple current distributor
EP1096261A3 (en) * 1999-10-30 2001-08-29 DaimlerChrysler AG Method of measuring currents in a multiple current distributor

Also Published As

Publication number Publication date
EP0653070B1 (en) 1998-01-07
ES2110512T3 (en) 1998-02-16
US5606510A (en) 1997-02-25
CA2139575C (en) 2001-02-06
KR100251852B1 (en) 2000-04-15
JPH07509051A (en) 1995-10-05
EP0653070A1 (en) 1995-05-17
ATE161969T1 (en) 1998-01-15
AU2444192A (en) 1994-03-03
US5151866A (en) 1992-09-29
DE69223998T2 (en) 1998-04-16
DE69223998D1 (en) 1998-02-12

Similar Documents

Publication Publication Date Title
US5606510A (en) High speed power analyzer
US6185508B1 (en) Power meter for determining parameters of multi-phase power lines
US6735535B1 (en) Power meter having an auto-calibration feature and data acquisition capabilities
EP0181719B1 (en) Electronic electricity meters
EP0777125B1 (en) Vector electricity meters and associated vector electricity metering methods
US7920976B2 (en) Averaging in an intelligent electronic device
US6112159A (en) Robust electrical utility meter
US5619142A (en) Technique for calibrating a transformer element
Pogliano Use of integrative analog-to-digital converters for high-precision measurement of electrical power
US20030042886A1 (en) Methods and apparatus for phase compensation in electronic energy meters
MXPA96005980A (en) Vectorial electricity meters and methodssociated measurement of electricity vector
US5517106A (en) Method and apparatus for digitally measuring electrical power
KR100537018B1 (en) System and Method for Frequency Compensation in an Energy Meter
CA2501270C (en) Bias technique for electric utility meter
Stenbakken et al. High-accuracy sampling wattmeter
JPS61126485A (en) Error measuring instrument
CN113253188A (en) Digital power quality detection method and device
FI90595B (en) Procedure and arrangement for measuring electrical power and / or electrical energy
JPS62501445A (en) Electrostatic device for measuring electrical energy usage in power supply networks
AU5157490A (en) A sampling circuit
Oldham et al. A power factor standard using digital waveform generation
Velayudhan et al. Characteristics and an application of a four quadrant time-division multiplier
NZ233074A (en) Multiplexer successively alternates sampling sequence of pair of input signals
Katkov et al. Common quantum voltage standard for direct and alternating currents. Development concept
MXPA01001895A (en) System and method for frequency compensation in an energy meter

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AU BB BG BR CA CS FI HU JP KR LK MG MN MW NO PL RO RU SD US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL SE BF BJ CF CG CI CM GA GN ML MR SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 08362471

Country of ref document: US

WWE Wipo information: entry into national phase

Ref document number: 2139575

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 1992917728

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1992917728

Country of ref document: EP

WWG Wipo information: grant in national office

Ref document number: 1992917728

Country of ref document: EP